Patents by Inventor Frank Lehnert
Frank Lehnert has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9715458Abstract: A computer system has physical processors supporting virtual addressing. Virtual processors represent multiple execution threads, and logical state of all threads of a virtual processor is stored in a state descriptor field in main memory when the virtual processor is removed from one of the physical processors. Each thread has assigned a thread identifier, which is unique in the respective virtual processor only, and each virtual processor has assigned a unique state descriptor identifier. Address translations for the threads of the multiple virtual processors under their respective thread identifier and state descriptor identifier are stored, and a sequence number is generated when an entry in the translation lookaside buffer is created. The sequence number is stored together with a respective thread identifier, state descriptor identifier, and a valid bit in a respective translation lookaside buffer entry.Type: GrantFiled: July 30, 2015Date of Patent: July 25, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Thomas Koehler, Frank Lehnert
-
Patent number: 9678830Abstract: Methods and apparatuses for performing a quiesce operation during a processor recovery action is provided. A processor performs a processor recovery action. A processor retrieves a quiesce status of a computer system from a shared cache with a second processor. A processor determines a quiesce status of the first processor based, a least in part, on the retrieved quiesce status of the computer system.Type: GrantFiled: November 17, 2014Date of Patent: June 13, 2017Assignee: International Business Machines CorporationInventors: Michael Fee, Ute Gaertner, Lisa C. Heller, Frank Lehnert, Jennifer A. Navarro, Rebecca S. Wisniewski
-
Patent number: 9665424Abstract: Methods and apparatuses for performing a quiesce operation during a processor recovery action is provided. A processor performs a processor recovery action. A processor retrieves a quiesce status of a computer system from a shared cache with a second processor. A processor determines a quiesce status of the first processor based, a least in part, on the retrieved quiesce status of the computer system.Type: GrantFiled: December 16, 2014Date of Patent: May 30, 2017Assignee: International Business Machines CorporationInventors: Michael Fee, Ute Gaertner, Lisa C. Heller, Frank Lehnert, Jennifer A. Navarro, Rebecca S. Wisniewski
-
Patent number: 9658852Abstract: A processing unit includes a first storage entity being updated at a first clock cycle (CLK1) for holding a master copy of processing unit state. The processing unit further includes at least two shadow storage entities being updated with update information of the first storage entity. A shadow storage entity running at a second clock cycle (CLK2) is slower than the first clock cycle (CLK1). The first storage entity is coupled with the shadow storage entities via an intermediate storage entity, and the intermediate storage entity provides multiple storage stages for buffering consecutive update information of the first storage entity. Selection circuitry is adapted to provide one update information contained in one storage stage to the shadow storage entity with the active clock edge of the second clock cycle (CLK2) in order to update said shadow storage entity.Type: GrantFiled: July 15, 2015Date of Patent: May 23, 2017Assignee: International Business Machines CorporationInventors: Thomas Koehler, Frank Lehnert
-
Publication number: 20160139955Abstract: Methods and apparatuses for performing a quiesce operation in a multithread environment is provided. A processor receives a first thread quiesce request from a first thread executing on the processor. A processor sends a first processor quiesce request to a system controller to initiate a quiesce operation. A processor performs one or more operations of the first thread based, at least in part, on receiving a response from the system controller.Type: ApplicationFiled: December 17, 2014Publication date: May 19, 2016Inventors: Michael Fee, Ute Gaertner, Lisa C. Heller, Thomas Koehler, Frank Lehnert, Jennifer A. Navarro
-
Publication number: 20160139954Abstract: Methods and apparatuses for performing a quiesce operation in a multithread environment is provided. A processor receives a first thread quiesce request from a first thread executing on the processor. A processor sends a first processor quiesce request to a system controller to initiate a quiesce operation. A processor performs one or more operations of the first thread based, at least in part, on receiving a response from the system controller.Type: ApplicationFiled: November 17, 2014Publication date: May 19, 2016Inventors: Michael Fee, Ute Gaertner, Lisa C. Heller, Thomas Koehler, Frank Lehnert, Jennifer A. Navarro
-
Publication number: 20160140002Abstract: Methods and apparatuses for performing a quiesce operation during a processor recovery action is provided. A processor performs a processor recovery action. A processor retrieves a quiesce status of a computer system from a shared cache with a second processor. A processor determines a quiesce status of the first processor based, a least in part, on the retrieved quiesce status of the computer system.Type: ApplicationFiled: December 16, 2014Publication date: May 19, 2016Inventors: Michael Fee, Ute Gaertner, Lisa C. Heller, Frank Lehnert, Jennifer A. Navarro, Rebecca S. Wisniewski
-
Publication number: 20160139985Abstract: Methods and apparatuses for performing a quiesce operation during a processor recovery action is provided. A processor performs a processor recovery action. A processor retrieves a quiesce status of a computer system from a shared cache with a second processor. A processor determines a quiesce status of the first processor based, a least in part, on the retrieved quiesce status of the computer system.Type: ApplicationFiled: November 17, 2014Publication date: May 19, 2016Inventors: Michael Fee, Ute Gaertner, Lisa C. Heller, Frank Lehnert, Jennifer A. Navarro, Rebecca S. Wisniewski
-
Publication number: 20160103774Abstract: A system and method of implementing a modified priority routing of an input/output (I/O) interruption. The system and method determines whether the I/O interruption is pending for a core and whether any of a plurality of guest threads of the core is enabled for guest thread processing of the interruption in accordance with the determining that the I/O interruption is pending. Further, the system and method determines whether at least one of the plurality of guest threads enabled for guest thread processing is in a wait state and, in accordance with the determining that the at least one of the plurality of guest threads enabled for guest thread processing is in the wait state, routes the I/O interruption to a guest thread enabled for guest thread processing and in the wait state.Type: ApplicationFiled: October 8, 2014Publication date: April 14, 2016Inventors: Jonathan D. Bradbury, Fadi Y. Busaba, Mark S. Farrell, Charles W. Gainey, JR., Dan F. Greiner, Lisa C. Heller, Christian Jacobi, Jeffrey P. Kubala, Frank Lehnert, Bernd Nerz, Damian L. Osisek, Donald W. Schmidt, Timothy J. Slegel
-
Patent number: 9311137Abstract: A mechanism is provided for completing of set of instructions while receiving interrupts. The mechanism executes a set of instructions. Responsive to receiving an interrupt and determining that the interrupt requires processing within an implementation time frame, the mechanism delays the interrupt for a predetermined time period. Responsive to completing the set of instructions within the predetermined time period, the mechanism processes the interrupt.Type: GrantFiled: September 28, 2012Date of Patent: April 12, 2016Assignee: International Business Machines CorporationInventors: Guenter Gerwig, Christian Jacobi, Frank Lehnert
-
Publication number: 20160048453Abstract: A computer system has physical processors supporting virtual addressing. Virtual processors represent multiple execution threads, and logical state of all threads of a virtual processor is stored in a state descriptor field in main memory when the virtual processor is removed from one of the physical processors. Each thread has assigned a thread identifier, which is unique in the respective virtual processor only, and each virtual processor has assigned a unique state descriptor identifier. Address translations for the threads of the multiple virtual processors under their respective thread identifier and state descriptor identifier are stored, and a sequence number is generated when an entry in the translation lookaside buffer is created. The sequence number is stored together with a respective thread identifier, state descriptor identifier, and a valid bit in a respective translation lookaside buffer entry.Type: ApplicationFiled: July 30, 2015Publication date: February 18, 2016Inventors: Thomas Koehler, Frank Lehnert
-
Publication number: 20160026401Abstract: A processing unit includes a first storage entity being updated at a first clock cycle (CLK1) for holding a master copy of processing unit state. The processing unit further includes at least two shadow storage entities being updated with update information of the first storage entity. A shadow storage entity running at a second clock cycle (CLK2) is slower than the first clock cycle (CLK1). The first storage entity is coupled with the shadow storage entities via an intermediate storage entity, and the intermediate storage entity provides multiple storage stages for buffering consecutive update information of the first storage entity. Selection circuitry is adapted to provide one update information contained in one storage stage to the shadow storage entity with the active clock edge of the second clock cycle (CLK2) in order to update said shadow storage entity.Type: ApplicationFiled: July 15, 2015Publication date: January 28, 2016Inventors: Thomas Koehler, Frank Lehnert
-
Patent number: 9207706Abstract: Generating monotonically increasing time-of-day values in a multiprocessor system is provided. Synchronization impulses are received by a processor of the multiprocessor system, and an execution of a read instruction of a time-of-day value within a processor of the processors is refused, if the execution of the read instruction of the time-of-day value is requested after a predefined time after a synchronization impulse of the synchronization impulses, and if a trigger signal, indicative of new data received by a related memory system, has been received after the predefined time, wherein the memory system is external to the processor.Type: GrantFiled: May 30, 2013Date of Patent: December 8, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Guenter Gerwig, Christian Jacobi, Frank Lehnert, Chung-Lung K. Shum, Timothy J. Slegel
-
Publication number: 20140281375Abstract: A method and a computer program for a processor simultaneously handle multiple instructions at a time. The method includes labeling of an instruction ending a relevant sample interval from a plurality of such instructions. Further, the method utilizes a buffer to store N more number of entries than actually required, wherein, N refers to the number of RI instructions younger than the instruction ending a sample interval. Further, the method also includes the step of recording relevant instrumentation data corresponding to the sample interval and providing the instrumentation data in response to identification of the sample interval.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: International Business Machines CorporationInventors: Gregory W. Alexander, Mark S. Farrell, Wolfgang Fischer, Guenter Gerwig, Frank Lehnert, Chung-Lung Shum
-
Publication number: 20140095851Abstract: A mechanism is provided for completing of set of instructions while receiving interrupts. The mechanism executes a set of instructions. Responsive to receiving an interrupt and determining that the interrupt requires processing within an implementation time frame, the mechanism delays the interrupt for a predetermined time period. Responsive to completing the set of instructions within the predetermined time period, the mechanism processes the interrupt.Type: ApplicationFiled: September 28, 2012Publication date: April 3, 2014Applicant: International Business Machines CorporationInventors: Guenter Gerwig, Christian Jacobi, Frank Lehnert
-
Patent number: 8683261Abstract: Instructions within a processor are managed by receiving, at a recovery unit of the processor, an instruction that modifies a control register residing within the recovery unit. The recovery unit receives a first set of data associated with the instruction from a general register. A second set of data associated with the instruction is retrieved from the control register by the recovery unit. The recovery unit performs at least one binary logic operation on the first set of data and the second data.Type: GrantFiled: July 20, 2011Date of Patent: March 25, 2014Assignee: International Business Machines CorporationInventors: Michael Cremer, Guenter Gerwig, Frank Lehnert, Peter Probst
-
Publication number: 20140067135Abstract: The invention is based on an HVAC (heating, ventilation and air-conditioning) system which comprises the following components: a) a fluid flow duct (1), b) a fluid flow valve (7) which is arranged therein and has a valve body (5) in the fluid flow duct (1) and a valve motor (15) which moves the valve body (5), c) a control circuit for activating the valve motor, d) a sensor (8) in the fluid flow duct (1) and e) an evaluation module for evaluating signals of the sensor. In order to produce an automated functional control, the following procedure is adopted: f) a first actuation signal is preset for the valve motor by the control circuit, and the actuation signal corresponds to a first setpoint position of the valve body (5), g) registration of a first signal of the sensor (8) by the evaluation module, and h) determination of a functional diagnosis of the fluid flow valve on the basis of the first signal of the sensor.Type: ApplicationFiled: April 11, 2012Publication date: March 6, 2014Applicant: Belimo Holding AGInventors: Frank Lehnert, Peter Schmidlin
-
Publication number: 20130326256Abstract: Generating monotonically increasing time-of-day values in a multiprocessor system is provided. Synchronization impulses are received by a processor of the multiprocessor system, and an execution of a read instruction of a time-of-day value within a processor of the processors is refused, if the execution of the read instruction of the time-of-day value is requested after a predefined time after a synchronization impulse of the synchronization impulses, and if a trigger signal, indicative of new data received by a related memory system, has been received after the predefined time, wherein the memory system is external to the processor.Type: ApplicationFiled: May 30, 2013Publication date: December 5, 2013Inventors: Guenter Gerwig, Christian Jacobi, Frank Lehnert, Chung-Lung K. Shum, Timothy J. Slegel
-
Patent number: 8516336Abstract: An improved latch arrangement for an electronic digital system is disclosed. The latch arrangement comprises a certain number of standard latches configured as configuration-switch latches which are modified only by shift operation and/or during Error Checking and Correction (ECC) action, and a corresponding number of standard latches configured as Error Checking and Correction (ECC) latches storing Error Checking and Correction (ECC) bit data used to check latch data of said configuration-switch latches.Type: GrantFiled: May 26, 2011Date of Patent: August 20, 2013Assignee: International Business Machines CorporationInventors: Michael Cremer, Guenter Gerwig, Frank Lehnert
-
Publication number: 20130024725Abstract: Instructions within a processor are managed by receiving, at a recovery unit of the processor, an instruction that modifies a control register residing within the recovery unit. The recovery unit receives a first set of data associated with the instruction from a general register. A second set of data associated with the instruction is retrieved from the control register by the recovery unit. The recovery unit performs at least one binary logic operation on the first set of data and the second data.Type: ApplicationFiled: July 20, 2011Publication date: January 24, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael CREMER, Guenter GERWIG, Frank LEHNERT, Peter PROBST