Patents by Inventor Franz Michael Schuette
Franz Michael Schuette has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8566669Abstract: A memory system and method for generating and transferring parity information within burst transactions of burst read and write transfers and without dedicated parity chips or parity data lines.Type: GrantFiled: July 7, 2011Date of Patent: October 22, 2013Assignee: OCZ Technology Group Inc.Inventor: Franz Michael Schuette
-
Patent number: 8561673Abstract: A cooling system and method for cooling electronic components. The cooling system employs a cooling device that includes a composite structure having first and second plates arranged substantially in parallel and bonded together to define a sealed cavity therebetween. The first plate has a surface that defines an outer surface of the composite structure and is adapted for thermal contact with at least one electronic component. A mesh of interwoven strands is disposed within the cavity and lies in a plane substantially parallel to the first and second plates. A fluid is contained and sealed within the cavity of the composite structure, and is pumped through interstices defined by and between the strands of the mesh. Flow dividers can define interconnected channels within the cavity.Type: GrantFiled: September 26, 2007Date of Patent: October 22, 2013Assignee: Olantra Fund X L.L.C.Inventor: Franz Michael Schuette
-
Publication number: 20130262960Abstract: A solid-state mass storage device and method of operating the storage device to anticipate the failure of at least one memory device thereof before a write endurance limitation is reached. The method includes assigning at least a first memory block of the memory device as a wear indicator that is excluded from use as data storage, using pages of at least a set of memory blocks of the memory device for data storage, writing data to and erasing data from each memory block of the set in program/erase (P/E) cycles, performing wear leveling on the set of memory blocks, subjecting the wear indicator to more P/E cycles than the set of memory blocks, performing integrity checks of the wear indicator and monitoring its bit error rate, and taking corrective action if the bit error rate increases.Type: ApplicationFiled: May 24, 2013Publication date: October 3, 2013Inventors: Franz Michael Schuette, Lutz Filor
-
Publication number: 20130232298Abstract: A modular mass storage system and method that enables cableless mounting of ATA and/or similar high speed interface-based mass storage devices in a computer system. The system includes a printed circuit board, a system expansion slot interface on the printed circuit board and comprising power and data pins, a host bus controller on the printed circuit board and electrically connected to the system expansion slot interface, docking connectors connected with the host bus controller to receive power and exchange data therewith and adapted to electrically couple with industry-standard non-volatile memory devices without cabling therebetween, and features on the printed circuit board for securing the memory devices thereto once coupled to the docking connectors.Type: ApplicationFiled: April 19, 2013Publication date: September 5, 2013Applicant: OCZ Technology Group Inc.Inventor: Franz Michael Schuette
-
Patent number: 8489966Abstract: A solid-state mass storage device and method of operating the storage device to anticipate the failure of at least one memory device thereof before a write endurance limitation is reached. The method includes assigning at least a first memory block of the memory device as a wear indicator that is excluded from use as data storage, using pages of at least a set of memory blocks of the memory device for data storage, writing data to and erasing data from each memory block of the set in program/erase (P/E) cycles, performing wear leveling on the set of memory blocks, subjecting the wear indicator to more P/E cycles than the set of memory blocks, performing integrity checks of the wear indicator and monitoring its bit error rate, and taking corrective action if the bit error rate increases.Type: GrantFiled: January 7, 2011Date of Patent: July 16, 2013Assignee: OCZ Technology Group Inc.Inventors: Franz Michael Schuette, Lutz Filor
-
Patent number: 8489855Abstract: A solid state drive that uses over-provisioning of NAND flash memory blocks as part of housekeeping functionality, including deduplication and coalescence of data for efficient usage of NAND flash memory devices and maintaining sufficient numbers of erased blocks to promote write performance.Type: GrantFiled: May 9, 2011Date of Patent: July 16, 2013Assignee: OCZ Technology Group Inc.Inventor: Franz Michael Schuette
-
Patent number: 8488377Abstract: A mass storage device that utilizes one or more solid-state memory components to store data for a host system, and a method for increasing the write endurance of the memory components. The memory components are periodically heated above an intrinsic operating temperature thereof to a preselected temperature that is sufficient to thermally recondition the memory component in a manner that increases the write endurance of the memory component.Type: GrantFiled: November 10, 2010Date of Patent: July 16, 2013Assignee: OCZ Technology Group Inc.Inventor: Franz Michael Schuette
-
Patent number: 8488389Abstract: A NAND flash memory device and method of erasing memory cells thereof, wherein each cell is only subjected to the level of erase voltage needed to restore its nominal “erased” state. Each memory cell of the NAND flash memory device comprises a floating gate, a control gate connected to a wordline and receives a control voltage therefrom to induce a programming charge on the floating gate, and a bitline adapted to apply an erase voltage to deplete the floating gate of the programming charge. Each memory cell further includes circuitry for modulating the erase voltage according to the level of the programming charge on its floating gate.Type: GrantFiled: April 18, 2011Date of Patent: July 16, 2013Assignee: OCZ Technology Group Inc.Inventor: Franz Michael Schuette
-
Patent number: 8463979Abstract: Non-volatile storage devices and methods capable of achieving large capacity solid state drives containing multiple banks of memory devices. The storage devices include a printed circuit board, at least two banks of non-volatile solid-state memory devices, bank switching circuitry, a connector, and a memory controller. The bank switching circuitry is integrated onto the memory controller and functionally interposed between the banks of memory devices and the front end of the memory controller. The bank switching circuitry operates to switch accesses by the memory controller among the at least two banks.Type: GrantFiled: July 13, 2011Date of Patent: June 11, 2013Assignee: OCZ Technology Group Inc.Inventor: Franz Michael Schuette
-
Patent number: 8464106Abstract: A solid-state mass storage device and method of anticipating a failure of the mass storage device resulting from a memory device of the mass storage device reaching a write endurance limit. A procedure is then initiated to back up data to a second mass storage device prior to failure. The method includes assigning at least a first memory block of the memory device as a wear indicator, using other memory blocks of the memory device as data blocks for data storage, performing program/erase (P/E) cycles and wear leveling on the data blocks, subjecting the wear indicator to more P/E cycles than the data blocks, performing integrity checks and monitoring the bit error rate of the wear indicator, and taking corrective action if the bit error rate increases, including the initiation of the backup procedure and generating a request to replace the device.Type: GrantFiled: February 15, 2011Date of Patent: June 11, 2013Assignee: OCZ Technology Group, Inc.Inventors: Lutz Filor, Franz Michael Schuette
-
Patent number: 8446729Abstract: A modular mass storage system and method that enables cableless mounting of ATA and/or similar high speed interface-based mass storage devices in a computer system. The system includes a printed circuit board, a system expansion slot interface on the printed circuit board and comprising power and data pins, a host bus controller on the printed circuit board and electrically connected to the system expansion slot interface, docking connectors connected with the host bus controller to receive power and exchange data therewith and adapted to electrically couple with industry-standard non-volatile memory devices without cabling therebetween, and features on the printed circuit board for securing the memory devices thereto once coupled to the docking connectors.Type: GrantFiled: February 26, 2010Date of Patent: May 21, 2013Assignee: OCZ Technology Group Inc.Inventor: Franz Michael Schuette
-
Publication number: 20130067138Abstract: A non-volatile solid state memory-based mass storage device having at least one non-volatile memory component and methods of operating the storage device. In one aspect of the invention, the one or more memory components define a memory space partitioned into user memory and over-provisioning pools based on a P/E cycle count stored in a block information record. The storage device transfers the P/E cycle count of erased blocks to a host and the host stores the P/E cycle count in a content addressable memory. During a host write to the storage device, the host issues a low P/E cycle count number as a primary address to the content addressable memory, which returns available block addresses of blocks within the over-provisioning pool as a first dimension in a multidimensional address space. Changed files are preferably updated in append mode and the previous version can be maintained for version control.Type: ApplicationFiled: October 3, 2011Publication date: March 14, 2013Applicant: OCZ TECHNOLOGY GROUP INC.Inventors: Franz Michael Schuette, William Ward Clawson
-
Patent number: 8376965Abstract: A biosignal-computer-interface apparatus and method. The apparatus includes one or more devices for generating biosignals based on at least one physiological parameter of an individual, and a computer-interface device capable of performing multiple tasks, including converting the biosignals into at least one input signal, establishing a scale encompassing different levels of the input signal, multiplying the input signal into parallel control channels, dividing the scale into multiple zones for each of the parallel control channels, assigning computer commands to each individual zone of the multiple zones, and generating the computer command assigned to at least one of the individual zones if the level of the input signal is within the at least one individual zone. The individual zones can be the same or different among the parallel control channels.Type: GrantFiled: December 1, 2010Date of Patent: February 19, 2013Assignees: BCInet, Brain Actuated TechnologiesInventors: Franz Michael Schuette, Andrew Junker
-
Patent number: 8375162Abstract: A NAND-based flash memory device and a method of its operation that extends the life of the device by reducing the number of unnecessary write cycles to the device. The memory device includes blocks, pages contained by each of the blocks, and a page abstraction layer containing a look-up table for translating logical page numbers into physical page numbers. A certain number of the pages in at least one of the blocks is preferably reserved so as not to be used in default data storage mode but instead used to shuffle data within the at least one block using a dynamic page address scheme, whereby data are dynamically moved from one page to an empty page in the same block using dynamic page mapping.Type: GrantFiled: June 3, 2010Date of Patent: February 12, 2013Assignee: OCZ Technology Group Inc.Inventors: William J. Allen, Franz Michael Schuette
-
Publication number: 20130024735Abstract: Non-volatile solid-state memory-based storage devices and methods of operating the storage devices to have low initial error rates. The storage devices and methods use bit error rate comparison of duplicate writes to one or more non-volatile memory devices. The data set with a lower bit error rate as determined during verification is maintained, whereas data sets with higher bit error rates are discarded. A threshold of bit error rates can be used to trigger the duplication of data for bit error comparison.Type: ApplicationFiled: July 19, 2011Publication date: January 24, 2013Applicant: OCZ TECHNOLOGY GROUP INC.Inventors: Hyun Mo Chung, Franz Michael Schuette
-
Patent number: 8335099Abstract: A nonvolatile memory device and method using phase changes in a substrate to alter optical properties of the substrate for the purpose of data storage. The memory device includes a substrate containing a phase change material having phases comprising amorphous and crystalline phases. The phase change material has optical properties that change depending on whether the phase change material is in the amorphous phase or the crystalline phase. The memory device is further equipped with one or more devices that generate light and transmit the light into the substrate, and one or more devices that cause the phase change material to change between the amorphous and crystalline phases thereof. At least one optical sensing device detects light that passes into the phase change material to the optical sensing device and generates electrical signals based thereon, which are converted into bit values if they exceed a threshold.Type: GrantFiled: August 19, 2010Date of Patent: December 18, 2012Assignee: OCZ Technology Group, Inc.Inventor: Franz Michael Schuette
-
Patent number: 8331123Abstract: A nonvolatile storage device adapted for use with computers, workstations and other processing apparatuses. The storage device includes a printed circuit board, a nonvolatile memory array comprising at least two sub-arrays that contain nonvolatile solid-state memory devices, and control circuitry for interfacing with the processing apparatus. The control circuitry includes an abstraction layer and at least two memory control units configured to communicate data, address and control signals with the sub-arrays of the memory devices. A bus connects each memory control unit to a corresponding one of the sub-arrays. The control circuitry further includes a crossbar switch that functionally connects each memory control unit to the abstraction layer. The storage device is capable of overcoming limitations of current SSD designs by enabling independent read and write transfers (accesses) to the memory devices of the storage device, including concurrent read and write accesses.Type: GrantFiled: September 21, 2010Date of Patent: December 11, 2012Assignee: OCZ Technology Group, Inc.Inventor: Franz Michael Schuette
-
Publication number: 20120304455Abstract: A method and mass storage device that combine multiple solid state drives (SSDs) to a single volume. The device includes a carrier board and at least two solid state drives having power and data connections to the carrier board. The carrier board includes a circuit board functionally connected to a control logic and at least two secondary connectors that are disposed at different edges of the circuit board and functionally connected to the control logic. The solid state drives are connected to the carrier board through the secondary connectors, and each solid state drive has a power and data connector directly connected to one of the secondary connectors of the carrier board. The solid state drives are oriented substantially parallel to the carrier board and to each other.Type: ApplicationFiled: August 16, 2012Publication date: December 6, 2012Applicant: OCZ TECHNOLOGY GROUP INC.Inventor: Franz Michael Schuette
-
Patent number: 8310836Abstract: A method and mass storage device that combine multiple solid state drives (SSDs) to a single volume. The device includes a carrier board and at least two solid state drives having power and data connections to the carrier board. The carrier board includes a circuit board functionally connected to a control logic and at least two secondary connectors that are disposed at different edges of the circuit board and functionally connected to the control logic. The solid state drives are connected to the carrier board through the secondary connectors, and each solid state drive has a power and data connector directly connected to one of the secondary connectors of the carrier board. The solid state drives are oriented substantially parallel to the carrier board and to each other.Type: GrantFiled: May 20, 2010Date of Patent: November 13, 2012Assignee: OCZ Technology Group, Inc.Inventor: Franz Michael Schuette
-
Patent number: 8295529Abstract: A gaming headset adapted for precise delivery of chemical substances capable of olfactory stimulation, such as odorants, fragrances, pheromones, etc. The headset includes at least one earpiece containing a speaker, a feature for securing the earpiece to the person's head while positioning the speaker over one of the person's ears when the headset is worn, an armature disposed relative to the earpiece so as to extend toward the person's mouth, a microphone located on the armature so as to be located in front of the person's mouth, and a feature supported by and extending along the armature for delivering at least one chemical substance to the person's nostril's when the headset is worn.Type: GrantFiled: August 28, 2007Date of Patent: October 23, 2012Assignee: BCInet, Inc.Inventors: Ryan M. Petersen, Franz Michael Schuette