Patents by Inventor Fredrick B. Jenne
Fredrick B. Jenne has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160300959Abstract: A method of scaling a nonvolatile trapped-charge memory device and the device made thereby is provided. In an embodiment, the method includes forming a channel region including polysilicon electrically connecting a source region and a drain region in a substrate. A tunneling layer is formed on the substrate over the channel region by oxidizing the substrate to form an oxide film and nitridizing the oxide film. A multi-layer charge trapping layer including an oxygen-rich first layer and an oxygen-lean second layer is formed on the tunneling layer, and a blocking layer deposited on the multi-layer charge trapping layer. In one embodiment, the method further includes a dilute wet oxidation to densify a deposited blocking oxide and to oxidize a portion of the oxygen-lean second layer.Type: ApplicationFiled: February 23, 2016Publication date: October 13, 2016Inventors: Fredrick B. Jenne, Sagy Charel Levy, Krishnaswamy Ramkumar
-
Patent number: 9355849Abstract: A semiconductor device including an oxide-nitride-oxide (ONO) structure having a multi-layer charge storing layer and methods of forming the same are provided. Generally, the method involves: (i) forming a first oxide layer of the ONO structure; (ii) forming a multi-layer charge storing layer comprising nitride on a surface of the first oxide layer; and (iii) forming a second oxide layer of the ONO structure on a surface of the multi-layer charge storing layer. Preferably, the charge storing layer comprises at least two silicon oxynitride layers having differing stochiometric compositions of Oxygen, Nitrogen and/or Silicon. More preferably, the ONO structure is part of a silicon-oxide-nitride-oxide-silicon (SONOS) structure and the semiconductor device is a SONOS memory transistor. Other embodiments are also disclosed.Type: GrantFiled: June 13, 2013Date of Patent: May 31, 2016Assignee: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Sagy Charel Levy, Krishnaswamy Ramkumar, Fredrick B. Jenne, Sam G. Geha
-
Publication number: 20160141180Abstract: A semiconductor device includes a polysilicon substrate, a first oxide layer formed on the polysilicon substrate, an oxygen-rich nitride layer formed on the first oxide layer, a second oxide layer formed on the oxygen-rich nitride layer, and an oxygen-poor nitride layer formed on the second oxide layer.Type: ApplicationFiled: August 11, 2015Publication date: May 19, 2016Inventors: Fredrick B. Jenne, Krishnaswamy Ramkumar
-
Publication number: 20160005475Abstract: A system including a memory architecture is described. In one embodiment, the memory architecture includes an array of non-volatile memory cells, a first independently controlled voltage generation circuit, a plurality of register bits to store programmable values used by the independently controlled voltage generation circuit and a control circuit coupled to the first independently controlled voltage generation circuit. The first independently controlled voltage generation circuit is coupled to supply a positive voltage to the array during program and erase operations so that a magnitude of the positive voltage is applied across a storage note of an accessed memory cell of the array. The plurality of register bits to store programmable values used by the independently controlled voltage generation circuit to control the magnitude of the positive voltage. The control circuit controls a duration of the positive voltage. Other embodiments are also described.Type: ApplicationFiled: April 15, 2015Publication date: January 7, 2016Inventors: Ryan Tasuo Hirose, Fredrick B. Jenne, Vijay Raghavan, Igor G. Kouznetsov, Paul Fredrick Ruths, Cristinel Zonte, Bogdan I. Georgescu, Leonard Vasile Gitlan, James Paul Myers
-
Patent number: 9105512Abstract: A semiconductor device and method of manufacturing the same are provided. In one embodiment, semiconductor device includes a first oxide layer overlying a channel connecting a source and a drain formed in a substrate, a first nitride layer overlying the first oxide layer, a second oxide layer overlying the first nitride layer and a second nitride layer overlying the second oxide layer. A dielectric layer overlies the second nitride layer and a gate layer overlies the dielectric layer. The second nitride layer is oxygen-rich relative to the second nitride layer and includes a majority of the charge traps. Other embodiments are also described.Type: GrantFiled: April 29, 2014Date of Patent: August 11, 2015Assignee: Cypress Semiconductor CorporationInventors: Fredrick B. Jenne, Krishnaswamy Ramkumar
-
Patent number: 9023707Abstract: Methods of ONO integration into MOS flow are provided. In one embodiment, the method comprises: (i) forming a pad dielectric layer above a MOS device region of a substrate; and (ii) forming a patterned dielectric stack above a non-volatile device region of the substrate, the patterned dielectric stack comprising a tunnel layer, a charge-trapping layer, and a sacrificial top layer, the charge-trapping layer comprising multiple layers including a first nitride layer formed on the tunnel layer and a second nitride layer, wherein the first nitride layer is oxygen rich relative to the second nitride layer. Other embodiments are also described.Type: GrantFiled: December 6, 2011Date of Patent: May 5, 2015Assignee: Cypress Semiconductor CorporationInventors: Krishnaswamy Ramkumar, Bo Jin, Fredrick B. Jenne
-
Patent number: 8993400Abstract: A nonvolatile charge trap memory device with deuterium passivation of charge traps and method of manufacture. Deuterated gate layer, deuterated gate cap layer and deuterated spacers are employed in various combinations to encapsulate the device with deuterium sources proximate to the interfaces within the gate stack and on the surface of the gate stack where traps may be present.Type: GrantFiled: September 17, 2013Date of Patent: March 31, 2015Assignee: Cypress Semiconductor CorporationInventors: Krishnaswamy Ramkumar, Fredrick B. Jenne, William C. Koutny
-
Publication number: 20140374813Abstract: A semiconductor device and method of manufacturing the same are provided. In one embodiment, semiconductor device includes a first oxide layer overlying a channel connecting a source and a drain formed in a substrate, a first nitride layer overlying the first oxide layer, a second oxide layer overlying the first nitride layer and a second nitride layer overlying the second oxide layer. A dielectric layer overlies the second nitride layer and a gate layer overlies the dielectric layer. The second nitride layer is oxygen-rich relative to the second nitride layer and includes a majority of the charge traps. Other embodiments are also described.Type: ApplicationFiled: April 29, 2014Publication date: December 25, 2014Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Fredrick B. Jenne, Krishnaswamy Ramkumar
-
Patent number: 8679927Abstract: A semiconductor structure and method to form the same. The semiconductor structure includes a substrate having a non-volatile charge trap memory device disposed on a first region and a logic device disposed on a second region. A charge trap dielectric stack may be formed subsequent to forming wells and channels of the logic device. HF pre-cleans and SC1 cleans may be avoided to improve the quality of a blocking layer of the non-volatile charge trap memory device. The blocking layer may be thermally reoxidized or nitridized during a thermal oxidation or nitridation of a logic MOS gate insulator layer to densify the blocking layer. A multi-layered liner may be utilized to first offset a source and drain implant in a high voltage logic device and also block silicidation of the nonvolatile charge trap memory device.Type: GrantFiled: August 4, 2008Date of Patent: March 25, 2014Assignee: Cypress Semiconductor CorporationInventors: Krishnaswamy Ramkumar, Fredrick B. Jenne, Sagy Levy
-
Patent number: 8680601Abstract: A nonvolatile charge trap memory device is described. The device includes a substrate having a channel region and a pair of source/drain regions. A gate stack is above the substrate over the channel region and between the pair of source/drain regions. The gate stack includes a multi-layer charge-trapping region having a first deuterated layer. The multi-layer charge-trapping region may further include a deuterium-free charge-trapping layer.Type: GrantFiled: September 26, 2007Date of Patent: March 25, 2014Assignee: Cypress Semiconductor CorporationInventors: Sagy Levy, Fredrick B. Jenne, Krishnaswamy Ramkumar
-
Patent number: 8670278Abstract: Disclosed herein are a method and apparatus for extending the lifetime of a non-volatile trapped-charge memory. A method includes setting limits of a memory sense window between an intrinsic threshold voltage of a non-volatile trapped-charge memory device and one of an end-of-life (EOL) value of a threshold voltage of a programmed state of the memory device and an EOL value of a threshold voltage of an erased state of the memory device. The data state of the memory device is then sensed.Type: GrantFiled: March 27, 2009Date of Patent: March 11, 2014Assignee: Cypress Semiconductor CorporationInventors: Fredrick B. Jenne, Long Hinh
-
Patent number: 8637921Abstract: A method for forming a tunneling layer of a nonvolatile trapped-charge memory device and the article made thereby. The method includes multiple oxidation and nitridation operations to provide a dielectric constant higher than that of a pure silicon dioxide tunneling layer but with a fewer hydrogen and nitrogen traps than a tunneling layer having nitrogen at the substrate interface. The method provides for an improved memory window in a SONOS-type device. In one embodiment, the method includes an oxidation, a nitridation, a reoxidation and a renitridation. In one implementation, the first oxidation is performed with O2 and the reoxidation is performed with NO.Type: GrantFiled: December 27, 2007Date of Patent: January 28, 2014Assignee: Cypress Semiconductor CorporationInventors: Sagy Levy, Krishnaswamy Ramkumar, Fredrick B. Jenne
-
Patent number: 8614124Abstract: Scaling a nonvolatile trapped-charge memory device and the article made thereby. In an embodiment, scaling includes multiple oxidation and nitridation operations to provide a tunneling layer with a dielectric constant higher than that of a pure silicon dioxide tunneling layer but with a fewer hydrogen and nitrogen traps than a tunneling layer having nitrogen at the substrate interface. In an embodiment, scaling includes forming a charge trapping layer with a non-homogenous oxynitride stoichiometry. In one embodiment the charge trapping layer includes a silicon-rich, oxygen-rich layer and a silicon-rich, oxygen-lean oxynitride layer on the silicon-rich, oxygen-rich layer. In an embodiment, the method for scaling includes a dilute wet oxidation to density a deposited blocking oxide and to oxidize a portion of the silicon-rich, oxygen-lean oxynitride layer.Type: GrantFiled: September 26, 2007Date of Patent: December 24, 2013Assignee: Cypress Semiconductor CorporationInventors: Fredrick B. Jenne, Sagy Charel Levy
-
Patent number: 8536640Abstract: A nonvolatile charge trap memory device with deuterium passivation of charge traps and method of manufacture. Deuterated gate layer, deuterated gate cap layer and deuterated spacers are employed in various combinations to encapsulate the device with deuterium sources proximate to the interfaces within the gate stack and on the surface of the gate stack where traps may be present.Type: GrantFiled: September 26, 2007Date of Patent: September 17, 2013Assignee: Cypress Semiconductor CorporationInventors: Krishnaswamy Ramkumar, Fredrick B. Jenne, William W. Koutny
-
Patent number: 8513753Abstract: A photodiode pixel sensor is provided having a buried region of opposite conductivity type than a semiconductor substrate in which the sensor is formed. The photodiode pixel sensor further includes a well region arranged upon and in contact with an upper surface of the buried region and a collection-junction extending into the well region. The well region and collection-junction are of the same conductivity type as the buried region and include greater net concentrations of dopants than the buried region and the well region, respectively. Such a configuration creates a drift field to channel (i.e., funnel) charge to the collection-junction. In some cases, the collection-junction may be a drain region of a transistor spaced above the buried region. An imaging device is also provided which includes at least two adjacent photodiode pixel sensors each including the aforementioned architecture isolated from each other by a distance less than approximately 2.0 microns.Type: GrantFiled: April 1, 2005Date of Patent: August 20, 2013Assignee: Cypress Semiconductor CorporationInventor: Fredrick B. Jenne
-
Patent number: 8093128Abstract: A semiconductor structure and method to form the same. The semiconductor structure includes a substrate having a non-volatile charge trap memory device disposed on a first region and a logic device disposed on a second region. A charge trap dielectric stack may be formed subsequent to forming wells and channels of the logic device. HF pre-cleans and SC1 cleans may be avoided to improve the quality of a blocking layer of the non-volatile charge trap memory device. The blocking layer may be thermally reoxidized or nitridized during a thermal oxidation or nitridation of a logic MOS gate insulator layer to densify the blocking layer. A multi-layered liner may be utilized to first offset a source and drain implant in a high voltage logic device and also block silicidation of the nonvolatile charge trap memory device.Type: GrantFiled: May 22, 2008Date of Patent: January 10, 2012Assignee: Cypress Semiconductor CorporationInventors: William W. C. Koutny, Jr., Sam Geha, Igor Kouznetsov, Krishnaswamy Ramkumar, Fredrick B. Jenne, Sagy Levy, Ravindra Kapre, Jeremy Warren
-
Patent number: 8071453Abstract: A method of ONO integration of a non-volatile memory device (e.g. EEPROM, floating gate FLASH and SONOS) into a baseline MOS device (e.g. MOSFET) is described. In an embodiment the bottom two ONO layers are formed prior to forming the channel implants into the MOS device, and the top ONO layer is formed simultaneously with the gate oxide of the MOS device.Type: GrantFiled: October 29, 2009Date of Patent: December 6, 2011Assignee: Cypress Semiconductor CorporationInventors: Krishnaswamy Ramkumar, Bo Jin, Fredrick B. Jenne
-
Patent number: 8045373Abstract: Disclosed are a method and device for programming an array of memory cells.Type: GrantFiled: September 29, 2008Date of Patent: October 25, 2011Assignee: Cypress Semiconductor CorporationInventors: Fredrick B. Jenne, Cynthia Ratnakumar
-
Patent number: 7903458Abstract: A method and device for trading off inhibit disturb against bit-line disturb in a non-volatile memory where a threshold shift per inhibit disturb is increased, a threshold shift per bit-line disturb is decreased and the total threshold shift over the expected lifetime of the non-volatile memory due to inhibit disturbs is approximately equalized with the total threshold shift over the expected lifetime of the non-volatile memory due to bit-line disturbs.Type: GrantFiled: December 28, 2007Date of Patent: March 8, 2011Assignee: Cypress Semiconductor CorporationInventor: Fredrick B. Jenne
-
Patent number: 7859904Abstract: Methods include performing a soft bulk programming operation in the memory array in a first cycle, performing a bulk erase operation in the memory array in a second cycle and, in a third cycle, selectively inhibiting one or more memory cells in the memory array while applying a programming voltage to the memory array.Type: GrantFiled: September 19, 2008Date of Patent: December 28, 2010Assignee: Cypress Semiconductor CorporationInventors: Fredrick B. Jenne, Cynthia Ratnakumar