Patents by Inventor Fulvio Rori
Fulvio Rori has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11355200Abstract: A variety of applications can include a memory device designed to perform sensing of a memory cell of a string of memory cells using a modified shielded bit line sensing operation. The modified shielded bit line sensing operation includes pre-charging a data line corresponding to the string with the string enabled to couple to the data line. The modified shielded bit line sensing operation can be implemented in a hybrid initialization routine for the memory device. The hybrid initialization routine can include a sensing read routine corresponding to an all data line configuration of data lines of the memory device and a modified sensing read routine corresponding to a shielded data line configuration of the data lines with selected strings enabled during pre-charging. A read retry routine associated with the modified sensing read routine can be added to the hybrid initialization routine. Additional devices, systems, and methods are discussed.Type: GrantFiled: August 18, 2020Date of Patent: June 7, 2022Assignee: Micron Technology, Inc.Inventors: Shannon Marissa Hansen, Fulvio Rori, Andrea D'Alessandro, Jason Lee Nevill, Chiara Cerafogli
-
Publication number: 20220130476Abstract: An example method includes, performing a first erase verify on a first set of memory cells of a portion of an array of memory cells, performing a second erase verify on a second set of memory cells of the portion of the array, applying a first erase voltage pulse concurrently to each memory cell in the portion of the array if the first set fails the first erase verify and if the second set fails the second erase verify, and applying a second erase voltage pulse concurrently to each memory cell in the portion of the array if the first set passes the first erase verify and if the second set fails the second erase verify. The second erase voltage pulse is different than the first erase voltage pulse.Type: ApplicationFiled: November 5, 2021Publication date: April 28, 2022Inventors: Fulvio Rori, Chiara Cerafogli
-
Publication number: 20220121399Abstract: A portion of a memory management operation associated with a first current level that satisfies a condition pertaining to a threshold current level and a second current level that satisfies the condition pertaining to the threshold current level is identified. Mask data associated with the portion of the memory management operation is identified. Based on the mask data, a current management action is performed during execution of a requested memory management operation received from a host system.Type: ApplicationFiled: December 27, 2021Publication date: April 21, 2022Inventors: Liang Yu, John Paul Aglubat, Fulvio Rori
-
Publication number: 20220093145Abstract: A programmable memory device includes a ROM block to store instructions associated with functionality of the programmable memory device, a memory array having reserved pages to store updates to be performed on the ROM block, and a controller coupled to the ROM block and the memory array. The controller is to, in response to receipt of a remote command from a vendor server via a host system, execute the instructions to perform operations including: executing a set features command to access the set of reserved pages, as an extension to one time programmable mode; programming a set of sub-feature parameters to a specified feature address of the reserved pages, where the set of sub-feature parameters are to trigger operation within a ROM-emulated memory (REM) profile mode; and programming a REM-profiled page of the reserved pages with REM data received from the vendor server via the host system.Type: ApplicationFiled: December 2, 2021Publication date: March 24, 2022Inventors: Jonathan Wen Jian Oh, Aaron James Olson, Fulvio Rori, Qisong Lin, Preston A. Thomson
-
Patent number: 11276461Abstract: Methods, systems, and devices for programming multi-level memory cells are described. After a first pass, an offset in the form of one or more offset pulses, may be applied to MLCs that are in a state of a higher level. The offset may be applied before or during a first part of a second pass. The offset may move the signals of the cells before the cells are finally programmed so as to avoid potential overlaps between the unprogrammed cells and cells that are programmed to the lower half of the final levels during the second pass. The offset cells may then be further moved to the other levels in the higher half of the final levels.Type: GrantFiled: December 1, 2020Date of Patent: March 15, 2022Assignee: Micron Technology, Inc.Inventors: Giuseppe Cariello, Jonathan W. Oh, Fulvio Rori
-
Publication number: 20220059173Abstract: A variety of applications can include a memory device designed to perform sensing of a memory cell of a string of memory cells using a modified shielded bit line sensing operation. The modified shielded bit line sensing operation includes pre-charging a data line corresponding to the string with the string enabled to couple to the data line. The modified shielded bit line sensing operation can be implemented in a hybrid initialization routine for the memory device. The hybrid initialization routine can include a sensing read routine corresponding to an all data line configuration of data lines of the memory device and a modified sensing read routine corresponding to a shielded data line configuration of the data lines with selected strings enabled during pre-charging. A read retry routine associated with the modified sensing read routine can be added to the hybrid initialization routine. Additional devices, systems, and methods are discussed.Type: ApplicationFiled: August 18, 2020Publication date: February 24, 2022Inventors: Shannon Marissa Hansen, Fulvio Rori, Andrea D'Alessandro, Jason Lee Nevill, Chiara Cerafogli
-
Patent number: 11216219Abstract: A memory management operation is executed on a plurality of memory dies of a memory sub-system. The memory sub-system determines whether a first measured current level corresponding to execution of the memory management operation satisfies a condition pertaining to a threshold peak current level. The memory sub-system determines whether a second measured current level corresponding to execution of the memory management operation satisfies the condition pertaining to the threshold peak current level. Mask data is generated identifying the first measured current level and the second measured current level. A request is received from a host system to execute the memory management operation. The memory sub-system performs, based on the mask data, a peak current management action during execution of the memory management operation.Type: GrantFiled: May 11, 2020Date of Patent: January 4, 2022Assignee: Micron Technology, Inc.Inventors: Liang Yu, John Paul Aglubat, Fulvio Rori
-
Patent number: 11200925Abstract: A programmable memory device includes a read only memory (ROM) block to store instructions associated with functionality of the programmable memory device. The device includes a memory array having a set of reserved pages to store updates to be performed on the ROM block. The device includes a controller coupled to the ROM block and the memory array. The controller is to execute the instructions to: execute a set features command; program, in execution of the set features command, a set of sub-feature parameters to a specified feature address of the set of reserved pages, wherein the set of sub-feature parameters are to trigger operation within a ROM-emulated memory (REM) profile mode; and program a REM-profiled page of the set of reserved pages with REM data received from a host system.Type: GrantFiled: June 16, 2020Date of Patent: December 14, 2021Assignee: Micron Technology, Inc.Inventors: Jonathan Wen Jian Oh, Aaron James Olson, Fulvio Rori, Qisong Lin, Preston A. Thomson
-
Publication number: 20210349663Abstract: A memory management operation is executed on a plurality of memory dies of a memory sub-system. The memory sub-system determines whether a first measured current level corresponding to execution of the memory management operation satisfies a condition pertaining to a threshold peak current level. The memory sub-system determines whether a second measured current level corresponding to execution of the memory management operation satisfies the condition pertaining to the threshold peak current level. Mask data is generated identifying the first measured current level and the second measured current level. A request is received from a host system to execute the memory management operation. The memory sub-system performs, based on the mask data, a peak current management action during execution of the memory management operation.Type: ApplicationFiled: May 11, 2020Publication date: November 11, 2021Inventors: Liang Yu, John Paul Aglubat, Fulvio Rori
-
Patent number: 11170860Abstract: An example method includes, performing a first erase verify on a first set of memory cells of a portion of an array of memory cells, performing a second erase verify on a second set of memory cells of the portion of the array, applying a first erase voltage pulse concurrently to each memory cell in the portion of the array if the first set fails the first erase verify and if the second set fails the second erase verify, and applying a second erase voltage pulse concurrently to each memory cell in the portion of the array if the first set passes the first erase verify and if the second set fails the second erase verify. The second erase voltage pulse is different than the first erase voltage pulse.Type: GrantFiled: February 11, 2020Date of Patent: November 9, 2021Assignee: Micron Technology, Inc.Inventors: Fulvio Rori, Chiara Cerafogli
-
Publication number: 20210342100Abstract: Devices and techniques for NAND temperature-aware operations are disclosed herein. A device controller can receive a command to write data to a component in the device. A temperature corresponding to the component can be obtained in response to receiving the command. The command can be executed by the controller to write data to the component. Executing the command can include writing the temperature into a management portion of the device that is separate from a user portion of the device to which the data is written.Type: ApplicationFiled: July 12, 2021Publication date: November 4, 2021Inventors: Chiara Cerafogli, Fulvio Rori, Jonathan W. Oh, Giuseppe Cariello
-
Publication number: 20210311828Abstract: Devices and techniques for performing copy-back operations in a memory device are disclosed herein. A trigger to perform a copy-back operation in relation to a section of data stored on the memory device can be detected. Circuitry of the memory device can then read the section of data at two voltage levels within a read window to obtain a first set of bits and a second set of bits respectively. The first and second sets of bits—which should be the same under normal circumstances—are compared to determine whether a difference between the sets of bits is beyond a threshold. If the difference is beyond a threshold, error correction is invoked prior to completion of the copy-back operation.Type: ApplicationFiled: June 21, 2021Publication date: October 7, 2021Inventors: Giuseppe Cariello, Fulvio Rori
-
Publication number: 20210303172Abstract: The progress of an erase operation for a memory device is monitored using an erase credit mechanism. In one approach, an erase operation is performed to erase a memory. Erase pulse slices used in the erase operation are monitored. Erase credits associated with the erase operation are determined. The erase credits include an erase credit associated with each of the erase pulse slices. Based on the erase credits, an extent of erasure of the memory is determined. In response to determining that the extent of erasure has reached a predetermined threshold, the erase operation is terminated.Type: ApplicationFiled: June 11, 2021Publication date: September 30, 2021Inventors: Giuseppe Cariello, Fulvio Rori, Jung Sheng Hoei
-
Patent number: 11132247Abstract: Aspects of the present disclosure include accessing block data stored in a memory component including memory blocks. The block data identifies bad blocks and reusable bad blocks, the reusable bad blocks having a higher level of reliability than bad blocks. Block selection is performed to select a block based on a block address. Based on the block selection and based on the block data, a tag operation is performed by setting a latch of the selected block to a first state in which access to the selected block is disabled.Type: GrantFiled: July 30, 2018Date of Patent: September 28, 2021Assignee: Micron Technology, Inc.Inventors: Fulvio Rori, Chiara Cerafogli, Scott Anthony Stoller
-
Patent number: 11061606Abstract: Devices and techniques for NAND temperature-aware operations are disclosed herein. A device controller can receive a command to write data to a component in the device. A temperature corresponding to the component can be obtained in response to receiving the command. The command can be executed by the controller to write data to the component. Executing the command can include writing the temperature into a management portion of the device that is separate from a user portion of the device to which the data is written.Type: GrantFiled: June 29, 2018Date of Patent: July 13, 2021Assignee: Micron Technology, Inc.Inventors: Chiara Cerafogli, Fulvio Rori, Jonathan W Oh, Giuseppe Cariello
-
Patent number: 11061578Abstract: The progress of an erase operation for a memory device is monitored using an erase credit mechanism. In one approach, an erase operation is performed to erase a memory. Erase pulse slices used in the erase operation are monitored. Erase credits associated with the erase operation are determined. The erase credits include an erase credit associated with each of the erase pulse slices. Based on the erase credits, an extent of erasure of the memory is determined. In response to determining that the extent of erasure has reached a predetermined threshold, the erase operation is terminated.Type: GrantFiled: August 5, 2019Date of Patent: July 13, 2021Assignee: Micron Technology, Inc.Inventors: Giuseppe Cariello, Fulvio Rori, Jung Sheng Hoei
-
Publication number: 20210193199Abstract: A programmable memory device includes a read only memory (ROM) block to store instructions associated with functionality of the programmable memory device. The device includes a memory array having a set of reserved pages to store updates to be performed on the ROM block. The device includes a controller coupled to the ROM block and the memory array. The controller is to execute the instructions to: execute a set features command; program, in execution of the set features command, a set of sub-feature parameters to a specified feature address of the set of reserved pages, wherein the set of sub-feature parameters are to trigger operation within a ROM-emulated memory (REM) profile mode; and program a REM-profiled page of the set of reserved pages with REM data received from a host system.Type: ApplicationFiled: June 16, 2020Publication date: June 24, 2021Inventors: Jonathan Wen Jian Oh, Aaron James Olson, Fulvio Rori, Qisong Lin, Preston A. Thomson
-
Patent number: 11042438Abstract: Devices and techniques for performing copy-back operations in a memory device are disclosed herein. A trigger to perform a copy-back operation in relation to a section of data stored on the memory device can be detected. Circuitry of the memory device can then read the section of data at two voltage levels within a read window to obtain a first set of bits and a second set of bits respectively. The first and second sets of bits—which should be the same under normal circumstances—are compared to determine whether a difference between the sets of bits is beyond a threshold. If the difference is beyond a threshold, error correction is invoked prior to completion of the copy-back operation.Type: GrantFiled: May 18, 2020Date of Patent: June 22, 2021Assignee: Micron Technology, Inc.Inventors: Giuseppe Cariello, Fulvio Rori
-
Publication number: 20210157506Abstract: Apparatus and methods are disclosed, including receiving an indication to selectively erase first data stored on a first page of a first subset of a group of multi-level memory cells of the storage system, each multi-level memory cell comprising multiple pages and providing, in response the indication to selectively erase the first data, at least one soft erase pulse to the first page of memory cells associated with the first data to induce distribution overlap across different bit levels of the first page of the group of multi-level memory cell.Type: ApplicationFiled: February 3, 2021Publication date: May 27, 2021Inventors: Giuseppe Cariello, Fulvio Rori
-
Publication number: 20210124511Abstract: The disclosure describes a programmable power management system for NAND Flash devices. In one embodiment, dedicated match logic is provided to store program counters responsible for peak power consumption of one or more NAND Flash dies. Upon detecting that a current program counter equals a stored program counter, a high current enable signal is toggled causing at least one NAND Flash die to suspend operations, thereby reducing peak power consumption of the NAND Flash device.Type: ApplicationFiled: January 4, 2021Publication date: April 29, 2021Inventors: Giuseppe Cariello, Chiara Cerafogli, Marco Domenico Tiburzi, Fulvio Rori