Patents by Inventor Gene Frantz
Gene Frantz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6055268Abstract: A modem communication system with receiving and transmission paths includes a direct equalizer system having an adaptive filter (1532) in the transmission path to compensate for frequency distortion of the communication channel. The transmitter filter coefficients are adapted by a filter coefficient calculator (1528), under control of a data detector (1526) which detects incoming data in the receiving path. A switch (1534) is controlled by status of a transmit output data buffer to multiplex either the training sequence or output data into the transmission path. When the buffer is idle, the training sequence generator (1540) is linked to a digital-to-analog (D/A) converter (1536) and line driver (1538). The receiving path includes an isolation switch (1520), a receiver amplifier (1522) and a slicer (1524). The receiver correlates the received training sequence with a known training sequence and updates the equalizer filter coefficients using an adaptation algorithm, such as a least mean squared algorithm.Type: GrantFiled: June 20, 1996Date of Patent: April 25, 2000Assignee: Texas Instruments IncorporatedInventors: William C. Timm, Walter Y. Chen, Gene A. Frantz, Domingo G. Garcia, Xiaolin Lu, Dennis G. Mannering, Michael O. Polley, Terence J. Riley, Donald P. Shaver, Song Wu, Alan Gatherer, Paul E. Schurr, Douglas B. Weiner
-
Patent number: 5805518Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and ouput data ports (22) thereof to permit asynchronious read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 7, 1995Date of Patent: September 8, 1998Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 5768205Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is desclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof as permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 7, 1995Date of Patent: June 16, 1998Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 5684753Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronious read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 7, 1995Date of Patent: November 4, 1997Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 5680370Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 7, 1995Date of Patent: October 21, 1997Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 5680368Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronious read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 7, 1995Date of Patent: October 21, 1997Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 5680358Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronious read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36), which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 7, 1995Date of Patent: October 21, 1997Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 5680369Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data parts (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 7, 1995Date of Patent: October 21, 1997Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 5680367Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 7, 1995Date of Patent: October 21, 1997Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 5638530Abstract: A method and system are provided for improved processing between a host computer (200) and process logic (170). Data instructions are stored at multiple memory locations of a memory (150). The data are processed in response to instructions by the process logic (170), which is integrated with the memory (150) within a single integrated circuit. The memory locations are directly accessible without bus arbitration by the external device coupled to the single integrated circuit through an external interface (180), which controls the processing speed of the process logic (170).Type: GrantFiled: April 20, 1993Date of Patent: June 10, 1997Assignee: Texas Instruments IncorporatedInventors: Basavaraj I. Pawate, Gene A. Frantz, Rajan Chirayil
-
Patent number: 5636176Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disabled. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronious read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: December 22, 1994Date of Patent: June 3, 1997Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John V. Moravec, Jean-Pierre Dolait
-
Patent number: 5621806Abstract: A microphone is disclosed which converts an audio signal directly into a digital representation by analyzing and digitizing the distortion imposed upon a signal, such as a string of regularly spaced pulses as a result of the displacement of a diaphragm, relative to a sensor, in response to the incoming acoustical signal. Other devices, systems and methods are also disclosed.Type: GrantFiled: February 14, 1992Date of Patent: April 15, 1997Assignee: Texas Instruments IncorporatedInventors: Steven L. Page, James Hollander, Gene Frantz
-
Patent number: 5619583Abstract: A microphone is disclosed which converts an audio signal directly into a digital representation by analyzing and digitizing the distortion imposed upon a signal, such as a string of regularly spaced pulses as a result of the displacement of a diaphragm, relative to a sensor, in response to the incoming acoustical signal. Other devices, systems and methods are also disclosed.Type: GrantFiled: June 7, 1995Date of Patent: April 8, 1997Assignee: Texas Instruments IncorporatedInventors: Steven L. Page, James Hollander, Gene Frantz
-
Patent number: 5587962Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronious read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 7, 1995Date of Patent: December 24, 1996Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John V. Moravec, Jean-Pierre Dolait
-
Patent number: 5557557Abstract: A method for determining the energy consumption of a processor when executing a program is provided. The method initially selects the processor which will execute the program and then creates a model of energy used by said processor as a function of a plurality of instructions operable by said processor. The program whose energy consumption is to be determined is then executed using the energy model to determine the energy consumption of the program on the processor.Type: GrantFiled: October 4, 1994Date of Patent: September 17, 1996Assignee: Texas Instruments IncorporatedInventors: Gene A. Frantz, Subramaniyan Subuvenkat, Jonathan Bradley, James A. Larimer
-
Patent number: 5400288Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronious read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: December 29, 1993Date of Patent: March 21, 1995Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John V. Moravec, Jean-Pierre Dolait
-
Patent number: 5093807Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronious read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: April 20, 1990Date of Patent: March 3, 1992Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John V. Moravec, Jean P. Dolait
-
Patent number: 4731847Abstract: An electronic apparatus in which the operator inputs both the textual material and a sequence of pitches which upon synthesization simulates singing qualities. The operator inputs a textual material, typically through a keyboard arrangement, and also a sequence of pitches as the tune of the desired song. The text is broken into syllable components which are matched to each note of the tune. The syllables are used to generate control parameters for the synthesizer from their allophonic components. The invention allows the entry of text and a pitch sequence so as to simulate electronically the singing of a tune.Type: GrantFiled: April 26, 1982Date of Patent: March 15, 1988Assignee: Texas Instruments IncorporatedInventors: Gilbert A. Lybrook, Kun-Shan Lin, Gene A. Frantz
-
Patent number: 4685135Abstract: A text-to-speech synthesis system receives digital code representative of characters from a local or remote source, and converts those character codes into speech. A set of allophone rules is contained in a memory and each incoming character set is matched with the proper character set to describe the sound of that particular character set. A microcontroller is dedicated to the comparison procedure which provides allophonic code when a match is made. The allophonic code is provided to a speech producing system which has a system microcontroller for controlling the retrieval, from a read-only memory, of digital signals representative of the individual allophone parameters. The addresses at which such allophone parameters are located are directly related to the allophonic code. A dedicated microcontroller concatenates the digital signals representative of the allophone parameters, including code indicating stress and intonation patterns for the allophones.Type: GrantFiled: March 5, 1981Date of Patent: August 4, 1987Assignee: Texas Instruments IncorporatedInventors: Kun-Shan Lin, Kathleen M. Goudie, Gene A. Frantz
-
Patent number: 4624012Abstract: Method and apparatus for converting voice characteristics of synthesized speech from a single applied source of synthesized speech in a manner obtaining modified voice characteristics pertaining to the apparent age and/or sex of the speaker. The apparatus is capable of altering the voice characteristics of synthesized speech to obtain modified voice sounds simulating child-like, teenage, adult, aged and sexual preference characteristics by control of vocal track parameters including pitch period, vocal tract model, and speech data rate. A source of synthesized speech having a predetermined pitch period, a predetermined vocal tract model, and a predetermined speech rate is separated into the respective speech parameters. The values of pitch, the speech data frame length, and the speech data rate are then varied in a preselected manner to modify the voice characteristics of the synthesized speech from the source thereof.Type: GrantFiled: May 6, 1982Date of Patent: November 18, 1986Assignee: Texas Instruments IncorporatedInventors: Kun-Shan Lin, Alva E. Henderson, Gene A. Frantz