Patents by Inventor Glenn A. Baxter

Glenn A. Baxter has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 8885334
    Abstract: A processor module can include a circuit board, a first programmable circuitry coupled to the circuit board, wherein the first programmable circuitry is configurable to implement different physical circuits, and a processor configured to execute program code. The processor can be coupled to the circuit board and to the first programmable circuitry. The processor module also can include random access memory (RAM) devices coupled to the circuit board and electrically coupled to the first programmable circuitry. The RAM devices can be coupled to the first programmable circuitry to form parallel channels of the RAM devices. The processor module further can include an interface coupled to the circuit board and electrically coupled to the first programmable circuitry for coupling input and output between the first programmable circuitry and external circuitry.
    Type: Grant
    Filed: March 10, 2011
    Date of Patent: November 11, 2014
    Assignee: Xilinx, Inc.
    Inventor: Glenn A. Baxter
  • Patent number: 8479124
    Abstract: A graphical user interface (GUI) used to program complex hardware elements is provided that allows a variety of files to be used to control subsequent content displayed by the GUI. The control includes dynamic updating of actual GUI elements, as well as rule checking based upon data entered into the GUI. Configuration, rule, and GUI files can be used to control the eventual programming of the complex hardware elements. Graphical metaphors are established to enable the viewing of performance information and using that information to control the programming of the complex hardware elements.
    Type: Grant
    Filed: February 14, 2007
    Date of Patent: July 2, 2013
    Assignee: Xilinx, Inc.
    Inventors: Glenn A. Baxter, Brian L. Forsse
  • Patent number: 8134875
    Abstract: A data storage system includes a first circuit board, a plurality of sockets coupled to the first circuit board, an connector coupled to each of the sockets for coupling each of the sockets to external circuitry, and a plurality of memory modules, each memory module disposed within one of the sockets. The memory module includes a circuit board, an integrated circuit device having configurable blocks, DRAM devices that form parallel channels of DRAM memory and flash memory devices that form parallel channels of flash memory. The memory module also includes an interface electrically coupled to the integrated circuit device for coupling input and output between the integrated circuit device and external circuitry.
    Type: Grant
    Filed: December 8, 2008
    Date of Patent: March 13, 2012
    Assignee: Xilinx, Inc.
    Inventor: Glenn A. Baxter
  • Patent number: 7913022
    Abstract: Port Interface Modules (PIMs) are provided for ports of a Multi-Port Memory Controller. The PIMs include logic that is programmable to be compatible with different types of devices, processors or buses that can be connected to the ports. The PIMs can further include protocol bridges to enable one port PIM to connect to a device or another port PIM in a master/slave fashion.
    Type: Grant
    Filed: February 14, 2007
    Date of Patent: March 22, 2011
    Assignee: Xilinx, Inc.
    Inventor: Glenn A. Baxter
  • Patent number: 7830172
    Abstract: Access is provided to user registers of a user design implemented on an integrated circuit (IC). A memory of the IC is initialized with instructions, and a portion of the programmable logic and interconnect resources of the IC is configured to implement an access interface, multiplexer logic, and the user design. A processor is coupled to the programmable logic and interconnect resources and executes the instructions from the memory. The processor receives from an external user interface, via the access interface, an access command. For a read command, the processor reads a value from an identified user register and transmits the value to the external user interface. For a write command, the processor writes a write value specified by the access command to the specified user register via the multiplexer logic. The processor and the user design are both coupled to write to the user registers via the multiplexer logic.
    Type: Grant
    Filed: September 13, 2007
    Date of Patent: November 9, 2010
    Assignee: Xilinx, Inc.
    Inventor: Glenn A. Baxter
  • Publication number: 20100142243
    Abstract: A data storage system 400 includes a first circuit board 401, a plurality of sockets 402 coupled to the first circuit board 401, an connector 403 coupled to each of the sockets 402 for coupling each of the sockets 402 to external circuitry, and a plurality of memory modules 100, each memory module 100 disposed within one of the sockets 402. The memory module 100 includes a circuit board 101, an integrated circuit device 130 having configurable logic, DRAM devices 120-129 that form parallel channels of DRAM memory and flash memory devices 140-160 that form parallel channels of flash memory. The memory module 100 also includes an interface 170 electrically coupled to the integrated circuit device 130 for coupling input and output between the integrated circuit device 130 and external circuitry.
    Type: Application
    Filed: December 8, 2008
    Publication date: June 10, 2010
    Applicant: Xilinx, Inc.
    Inventor: Glenn A. Baxter
  • Patent number: 7720636
    Abstract: Performance monitors (PMs) are provided in a system to identify the execution time for data being transferred within the system and determine operation parameters of the system based on the rate data is transferred. The operation parameters are then used to configure hardware within the system. The PMs can provide a histogram of the transactions usable to evaluate system performance. The PMs can provide a time line diagram of the transactions to show the specific order the transactions occurred. The PMs can be provided in a multi-port memory controller (MPMC) to monitor the speed of read and write transactions from the MPMC ports, and used to configure logic within the MPMC to maximize the rate of data flow.
    Type: Grant
    Filed: February 14, 2007
    Date of Patent: May 18, 2010
    Assignee: XILINX, Inc.
    Inventors: Glenn A. Baxter, Jennifer R. Lilley
  • Patent number: 7711907
    Abstract: A state machine is provided with outputs that have programmable delays that enable the state machine to be compatible with a number of different devices. The state machine uses shift register look up tables (SRLs) to provide variable output delays. The state machine can be provided in the BRAM of an FPGA, and can be used to provide control logic in a multi-port memory controller (MPMC). The MPMC with such a state machine can then connect to multiple different types of memory devices either simultaneously or separately.
    Type: Grant
    Filed: February 14, 2007
    Date of Patent: May 4, 2010
    Assignee: Xilinx, Inc.
    Inventors: Glenn A. Baxter, Jennifer R. Lilley
  • Patent number: 7636802
    Abstract: Various embodiments of the invention provide a method for transferring communication data through one or more pins of a programmable logic device (PLD). The PLD includes a configuration port that may be used to program programmable logic and interconnect resources of the PLD. The programmable logic and interconnect resources include the input/output blocks of the PLD. Portions of the communication data are sequentially transferring between certain pins of the PLD and certain input/output registers in one or more input/output blocks associated with the pins. A frame of configuration data including a portion of the communication data is transferred between the input/output registers and a frame register of the configuration port of the PLD. Formats are converted between the portion of the communication data and the frame of the configuration data in the frame register of the PLD.
    Type: Grant
    Filed: April 11, 2007
    Date of Patent: December 22, 2009
    Assignee: XILINX, Inc.
    Inventor: Glenn A. Baxter
  • Patent number: 7424553
    Abstract: Method and apparatus for communicating data between a network transceiver and memory circuitry is described. In one example, a transmit peripheral includes a streaming interface configured to receive a communication sequence having data read from the memory circuitry. A receive peripheral includes a streaming interface configured to transmit a communication sequence having data to be written to the memory circuitry. Media access control (MAC) circuitry is configured to transmit the data read from the memory circuitry to the network transceiver, and receive the data to be written to the memory circuitry from the network transceiver.
    Type: Grant
    Filed: April 15, 2004
    Date of Patent: September 9, 2008
    Assignee: Xilinx, Inc.
    Inventors: Christopher J. Borrelli, Paul M. Hartke, Glenn A. Baxter
  • Patent number: 7406557
    Abstract: A programmable logic device (PLD) includes a central processing unit (CPU) and a programmable interface coupled to the CPU, wherein the programmable interface includes a core designated by a user. The programmable interface core allows devices, both on and off-chip, to communicate with the CPU. In one embodiment, the programmable interface core includes a crosspoint switch for coupling a plurality of devices and the CPU. Re-programmability of the PLD provides significant flexibility in providing features that can be parameterized based on the user's needs and/or associated design. Specifically, these parameterized features can be implemented in programmable resources on the PLD, thereby allowing these features to be modified at any time. Moreover, only those resources actually needed for the programmable interface core need be implemented, thereby allowing the user to optimize use of the remainder of the PLD.
    Type: Grant
    Filed: June 14, 2006
    Date of Patent: July 29, 2008
    Assignee: Xilinx, Inc.
    Inventors: Khang Kim Dao, Glenn A. Baxter
  • Patent number: 7266632
    Abstract: A programmable logic device (PLD) includes a central processing unit (CPU) and a programmable interface coupled to the CPU, wherein the programmable interface includes a core designated by a user. The programmable interface core allows devices, both on and off-chip, to communicate with the CPU. In one embodiment, the programmable interface core includes a crosspoint switch for coupling a plurality of devices and the CPU. Re-programmability of the PLD provides significant flexibility in providing features that can be parameterized based on the user's needs and/or associated design. Specifically, these parameterized features can be implemented in programmable resources on the PLD, thereby allowing these features to be modified at any time. Moreover, only those resources actually needed for the programmable interface core need be implemented, thereby allowing the user to optimize use of the remainder of the PLD.
    Type: Grant
    Filed: June 14, 2006
    Date of Patent: September 4, 2007
    Assignee: Xilinx, Inc.
    Inventors: Khang Kim Dao, Glenn A. Baxter
  • Patent number: 7260688
    Abstract: Method and apparatus for controlling access to memory circuitry is described. In one example, access to the memory circuitry is controlled among a plurality of bus interfaces of a data processing system. A plurality of ports is respectively coupled to said plurality of bus interfaces. Arbitration logic is configured for communication with the plurality of ports. The arbitration logic arbitrates access to the memory circuitry among the plurality of bus interfaces on a time shared basis.
    Type: Grant
    Filed: April 15, 2004
    Date of Patent: August 21, 2007
    Assignee: Xilinx, Inc.
    Inventors: Glenn A. Baxter, Khang K. Dao
  • Patent number: 7225278
    Abstract: Method and apparatus for controlling direct access to memory circuitry by a device is described. In one example, a streaming interface is configured to transmit and receive a communication sequence to and from the device. Control logic is configured to implement a plurality of direct memory access (DMA) engines. The DMA engines are configured to read and write data to and from the memory circuitry. A set of registers is configured to store control data for the plurality of DMA engines.
    Type: Grant
    Filed: April 15, 2004
    Date of Patent: May 29, 2007
    Assignee: Xilinx, Inc.
    Inventors: Glenn A. Baxter, Christopher J. Borrelli
  • Patent number: 7076595
    Abstract: A programmable logic device (PLD) includes a central processing unit (CPU) and a programmable interface coupled to the CPU, wherein the programmable interface includes a core designated by a user. The programmable interface core allows devices, both on and off-chip, to communicate with the CPU. In one embodiment, the programmable interface core includes a crosspoint switch for coupling a plurality of devices and the CPU. Re-programmability of the PLD provides significant flexibility in providing features that can be parameterized based on the user's needs and/or associated design. Specifically, these parameterized features can be implemented in programmable resources on the PLD, thereby allowing these features to be modified at any time. Moreover, only those resources actually needed for the programmable interface core need be implemented, thereby allowing the user to optimize use of the remainder of the PLD.
    Type: Grant
    Filed: May 18, 2001
    Date of Patent: July 11, 2006
    Assignee: XILINX, Inc.
    Inventors: Khang Kim Dao, Glenn A. Baxter
  • Patent number: 7005888
    Abstract: Method and circuits to create reduced field programmable gate arrays (RFPGA) from the configuration data of field programmable gate arrays (FPGA) are disclosed. The configurable elements of the FPGA are replaced with standard cell circuits that reproduce the functionality of the configured FPGA. Specifically, reduced logic blocks are derived from the configuration data of configurable logic blocks. Similarly, reduced input/output blocks and reduced matrices are derived from the configuration data for input/output blocks and programmable switch matrices of the FPGA, respectively. A database can be expanded as new reduced logic block models are created for configurable logic block models that were not in the database. Similarly, a database can be used for the input/output blocks and programmable switch matrices of an FPGA.
    Type: Grant
    Filed: August 24, 2004
    Date of Patent: February 28, 2006
    Assignee: Xilinx, Inc.
    Inventor: Glenn A. Baxter
  • Patent number: 6872601
    Abstract: Described is a method of converting one representation of a circuit into another. For example, a first network representation adapted for use with an FPGA can be converted into a second network representation adapted for use in a mask-programmable gate array. The method begins with accessing the first network representation, such as a netlist, and identifying signal paths that might be sensitive to race conditions. Representations of delay elements are then inserted into each sensitive signal path. The timing of the modified network representation is then modeled by calculating the delays associated with each signal path. Any differences in the modeled delay values are minimized by modifying one or more of the inserted delay-element representations. In one embodiment, the inserted delay-element representations include stopper cells that maintain the nets to and/or from the delay-element representations.
    Type: Grant
    Filed: July 30, 2003
    Date of Patent: March 29, 2005
    Assignee: Xilinx, Inc.
    Inventors: Glenn A. Baxter, Andy H. Gan
  • Patent number: 6809549
    Abstract: Method and circuits to create reduced field programmable gate arrays (RFPGA) from the configuration data of field programmable gate arrays (FPGA) are disclosed. The configurable elements of the FPGA are replaced with standard cell circuits that reproduce the functionality of the configured FPGA. Specifically, reduced logic blocks are derived from the configuration data of configurable logic blocks. Similarly, reduced input/output blocks and reduced matrices are derived from the configuration data for input/output blocks and programmable switch matrices of the FPGA, respectively. A database can be expanded as new reduced logic block models are created for configurable logic block models that were not in the database. Similarly, a database can be used for the input/output blocks and programmable switch matrices of an FPGA.
    Type: Grant
    Filed: December 9, 2002
    Date of Patent: October 26, 2004
    Assignee: Xilinx, Inc.
    Inventor: Glenn A. Baxter
  • Publication number: 20040021490
    Abstract: Described is a method of converting one representation of a circuit into another. For example, a first network representation adapted for use with an FPGA can be converted into a second network representation adapted for use in a mask-programmable gate array. The method begins with accessing the first network representation, such as a netlist, and identifying signal paths that might be sensitive to race conditions. Representations of delay elements are then inserted into each sensitive signal path. The timing of the modified network representation is then modeled by calculating the delays associated with each signal path. Any differences in the modeled delay values are minimized by modifying one or more of the inserted delay-element representations. In one embodiment, the inserted delay-element representations include stopper cells that maintain the nets to and/or from the delay-element representations.
    Type: Application
    Filed: July 30, 2003
    Publication date: February 5, 2004
    Applicant: Xilinx, Inc.
    Inventors: Glenn A. Baxter, Andy H. Gan
  • Patent number: 6675309
    Abstract: Method and circuits to create reduced field programmable gate arrays (RFPGA) from the configuration data of field programmable gate arrays (FPGA) are disclosed. The configurable elements of the FPGA are replaced with standard cell circuits that reproduce the functionality of the configured FPGA. Specifically, reduced logic blocks are derived from the configuration data of configurable logic blocks. The reduced logic blocks are arranged in a similar layout to the original CLBs so that timing relationships remain similar in the RFPGA and FPGA. The actual timing of the RFPGA can be modified by increasing or decreasing the timing delay on various signal paths based on the FPGA design or additional timing constraints. To reduce the time required to generate RFPGAs, a database can be used to contain configurable logic block models and the corresponding reduced logic block models.
    Type: Grant
    Filed: July 13, 2000
    Date of Patent: January 6, 2004
    Assignee: Xilinx, Inc.
    Inventor: Glenn A. Baxter