Patents by Inventor Glenn A. Baxter
Glenn A. Baxter has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7406557Abstract: A programmable logic device (PLD) includes a central processing unit (CPU) and a programmable interface coupled to the CPU, wherein the programmable interface includes a core designated by a user. The programmable interface core allows devices, both on and off-chip, to communicate with the CPU. In one embodiment, the programmable interface core includes a crosspoint switch for coupling a plurality of devices and the CPU. Re-programmability of the PLD provides significant flexibility in providing features that can be parameterized based on the user's needs and/or associated design. Specifically, these parameterized features can be implemented in programmable resources on the PLD, thereby allowing these features to be modified at any time. Moreover, only those resources actually needed for the programmable interface core need be implemented, thereby allowing the user to optimize use of the remainder of the PLD.Type: GrantFiled: June 14, 2006Date of Patent: July 29, 2008Assignee: Xilinx, Inc.Inventors: Khang Kim Dao, Glenn A. Baxter
-
Publication number: 20070255886Abstract: A programmable logic device (PLD) includes a central processing unit (CPU) and a programmable interface coupled to the CPU, wherein the programmable interface includes a core designated by a user. The programmable interface core allows devices, both on and off-chip, to communicate with the CPU. In one embodiment, the programmable interface core includes a crosspoint switch for coupling a plurality of devices and the CPU. Re-programmability of the PLD provides significant flexibility in providing features that can be parameterized based on the user's needs and/or associated design. Specifically, these parameterized features can be implemented in programmable resources on the PLD, thereby allowing these features to be modified at any time. Moreover, only those resources actually needed for the programmable interface core need be implemented, thereby allowing the user to optimize use of the remainder of the PLD.Type: ApplicationFiled: June 14, 2006Publication date: November 1, 2007Applicant: Xilinx, Inc.Inventors: Khang Dao, Glenn Baxter
-
Patent number: 7266632Abstract: A programmable logic device (PLD) includes a central processing unit (CPU) and a programmable interface coupled to the CPU, wherein the programmable interface includes a core designated by a user. The programmable interface core allows devices, both on and off-chip, to communicate with the CPU. In one embodiment, the programmable interface core includes a crosspoint switch for coupling a plurality of devices and the CPU. Re-programmability of the PLD provides significant flexibility in providing features that can be parameterized based on the user's needs and/or associated design. Specifically, these parameterized features can be implemented in programmable resources on the PLD, thereby allowing these features to be modified at any time. Moreover, only those resources actually needed for the programmable interface core need be implemented, thereby allowing the user to optimize use of the remainder of the PLD.Type: GrantFiled: June 14, 2006Date of Patent: September 4, 2007Assignee: Xilinx, Inc.Inventors: Khang Kim Dao, Glenn A. Baxter
-
Patent number: 7260688Abstract: Method and apparatus for controlling access to memory circuitry is described. In one example, access to the memory circuitry is controlled among a plurality of bus interfaces of a data processing system. A plurality of ports is respectively coupled to said plurality of bus interfaces. Arbitration logic is configured for communication with the plurality of ports. The arbitration logic arbitrates access to the memory circuitry among the plurality of bus interfaces on a time shared basis.Type: GrantFiled: April 15, 2004Date of Patent: August 21, 2007Assignee: Xilinx, Inc.Inventors: Glenn A. Baxter, Khang K. Dao
-
Patent number: 7225278Abstract: Method and apparatus for controlling direct access to memory circuitry by a device is described. In one example, a streaming interface is configured to transmit and receive a communication sequence to and from the device. Control logic is configured to implement a plurality of direct memory access (DMA) engines. The DMA engines are configured to read and write data to and from the memory circuitry. A set of registers is configured to store control data for the plurality of DMA engines.Type: GrantFiled: April 15, 2004Date of Patent: May 29, 2007Assignee: Xilinx, Inc.Inventors: Glenn A. Baxter, Christopher J. Borrelli
-
Publication number: 20060236018Abstract: A programmable logic device (PLD) includes a central processing unit (CPU) and a programmable interface coupled to the CPU, wherein the programmable interface includes a core designated by a user. The programmable interface core allows devices, both on and off-chip, to communicate with the CPU. In one embodiment, the programmable interface core includes a crosspoint switch for coupling a plurality of devices and the CPU. Re-programmability of the PLD provides significant flexibility in providing features that can be parameterized based on the user's needs and/or associated design. Specifically, these parameterized features can be implemented in programmable resources on the PLD, thereby allowing these features to be modified at any time. Moreover, only those resources actually needed for the programmable interface core need be implemented, thereby allowing the user to optimize use of the remainder of the PLD.Type: ApplicationFiled: June 14, 2006Publication date: October 19, 2006Applicant: Xilinx, Inc.Inventors: Khang Dao, Glenn Baxter
-
Patent number: 7076595Abstract: A programmable logic device (PLD) includes a central processing unit (CPU) and a programmable interface coupled to the CPU, wherein the programmable interface includes a core designated by a user. The programmable interface core allows devices, both on and off-chip, to communicate with the CPU. In one embodiment, the programmable interface core includes a crosspoint switch for coupling a plurality of devices and the CPU. Re-programmability of the PLD provides significant flexibility in providing features that can be parameterized based on the user's needs and/or associated design. Specifically, these parameterized features can be implemented in programmable resources on the PLD, thereby allowing these features to be modified at any time. Moreover, only those resources actually needed for the programmable interface core need be implemented, thereby allowing the user to optimize use of the remainder of the PLD.Type: GrantFiled: May 18, 2001Date of Patent: July 11, 2006Assignee: XILINX, Inc.Inventors: Khang Kim Dao, Glenn A. Baxter
-
Publication number: 20060098156Abstract: In an optical system including an optical input port for projecting an input optical signal onto an optical phased matrix array, an optical phased matrix array including a plurality of individually addressable pixels thereon, each said pixel being drivable within a prescribed range of levels, and an optical output port for collecting a predetermined fraction of said optical signal received from said optical phased matrix array; a method of compensating for phase distortions including the steps of: (a) determining a plurality of transfer functions relating said level of each said pixel to the phase variation each said pixel introduces to light from said input optical signal which is incident thereon; and (b) controlling the level of selected ones of said pixels in accordance with a corresponding transfer function such that said fractional signal received at said output port is modified in phase to substantially compensate for optical phase distortions arising from said optical phased matrix array.Type: ApplicationFiled: November 8, 2004Publication date: May 11, 2006Applicant: Engana Pty LtdInventors: Steven Frisken, Glenn Baxter, Hao Zhou, Dmitri Abakoumov
-
Publication number: 20060067611Abstract: An optical coupling device including: at least a first input port for delivering an optical input signal beam that includes a plurality of wavelength channels; at least a first optical output port for receiving an optical output signal beam; a wavelength dispersion element for spatially separating the plurality of wavelength channels in the optical input signal beam to form a plurality of spatially separated wavelength channel beams; an optical coupling device for independently modifying the phase of each of the spatially separated wavelength channel beams such that, for at least one wavelength channel beam, a selected fraction of the light is coupled to the first output port and a fraction of the light is coupled away from the first output port.Type: ApplicationFiled: September 27, 2004Publication date: March 30, 2006Applicant: Engana Pty LtdInventors: Steven Frisken, Glenn Baxter, Hao Zhou, Dmitri Abakoumov
-
Patent number: 7005888Abstract: Method and circuits to create reduced field programmable gate arrays (RFPGA) from the configuration data of field programmable gate arrays (FPGA) are disclosed. The configurable elements of the FPGA are replaced with standard cell circuits that reproduce the functionality of the configured FPGA. Specifically, reduced logic blocks are derived from the configuration data of configurable logic blocks. Similarly, reduced input/output blocks and reduced matrices are derived from the configuration data for input/output blocks and programmable switch matrices of the FPGA, respectively. A database can be expanded as new reduced logic block models are created for configurable logic block models that were not in the database. Similarly, a database can be used for the input/output blocks and programmable switch matrices of an FPGA.Type: GrantFiled: August 24, 2004Date of Patent: February 28, 2006Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 6872601Abstract: Described is a method of converting one representation of a circuit into another. For example, a first network representation adapted for use with an FPGA can be converted into a second network representation adapted for use in a mask-programmable gate array. The method begins with accessing the first network representation, such as a netlist, and identifying signal paths that might be sensitive to race conditions. Representations of delay elements are then inserted into each sensitive signal path. The timing of the modified network representation is then modeled by calculating the delays associated with each signal path. Any differences in the modeled delay values are minimized by modifying one or more of the inserted delay-element representations. In one embodiment, the inserted delay-element representations include stopper cells that maintain the nets to and/or from the delay-element representations.Type: GrantFiled: July 30, 2003Date of Patent: March 29, 2005Assignee: Xilinx, Inc.Inventors: Glenn A. Baxter, Andy H. Gan
-
Patent number: 6809549Abstract: Method and circuits to create reduced field programmable gate arrays (RFPGA) from the configuration data of field programmable gate arrays (FPGA) are disclosed. The configurable elements of the FPGA are replaced with standard cell circuits that reproduce the functionality of the configured FPGA. Specifically, reduced logic blocks are derived from the configuration data of configurable logic blocks. Similarly, reduced input/output blocks and reduced matrices are derived from the configuration data for input/output blocks and programmable switch matrices of the FPGA, respectively. A database can be expanded as new reduced logic block models are created for configurable logic block models that were not in the database. Similarly, a database can be used for the input/output blocks and programmable switch matrices of an FPGA.Type: GrantFiled: December 9, 2002Date of Patent: October 26, 2004Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Publication number: 20040021490Abstract: Described is a method of converting one representation of a circuit into another. For example, a first network representation adapted for use with an FPGA can be converted into a second network representation adapted for use in a mask-programmable gate array. The method begins with accessing the first network representation, such as a netlist, and identifying signal paths that might be sensitive to race conditions. Representations of delay elements are then inserted into each sensitive signal path. The timing of the modified network representation is then modeled by calculating the delays associated with each signal path. Any differences in the modeled delay values are minimized by modifying one or more of the inserted delay-element representations. In one embodiment, the inserted delay-element representations include stopper cells that maintain the nets to and/or from the delay-element representations.Type: ApplicationFiled: July 30, 2003Publication date: February 5, 2004Applicant: Xilinx, Inc.Inventors: Glenn A. Baxter, Andy H. Gan
-
Patent number: 6675309Abstract: Method and circuits to create reduced field programmable gate arrays (RFPGA) from the configuration data of field programmable gate arrays (FPGA) are disclosed. The configurable elements of the FPGA are replaced with standard cell circuits that reproduce the functionality of the configured FPGA. Specifically, reduced logic blocks are derived from the configuration data of configurable logic blocks. The reduced logic blocks are arranged in a similar layout to the original CLBs so that timing relationships remain similar in the RFPGA and FPGA. The actual timing of the RFPGA can be modified by increasing or decreasing the timing delay on various signal paths based on the FPGA design or additional timing constraints. To reduce the time required to generate RFPGAs, a database can be used to contain configurable logic block models and the corresponding reduced logic block models.Type: GrantFiled: July 13, 2000Date of Patent: January 6, 2004Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 6629308Abstract: Method and circuits to create reduced field programmable gate arrays (RFPGA) from the configuration data of field programmable gate arrays (FPGA) are disclosed. The configurable elements of the FPGA are replaced with standard cell circuits that reproduce the functionality of the configured FPGA. Specifically, reduced logic blocks are derived from the configuration data of configurable logic blocks. Similarly, reduced input/output blocks and reduced matrices are derived from the configuration data for input/output blocks and programmable switch matrices of the FPGA, respectively. The reduced logic.blocks are arranged in a similar layout to the original CLBs so that timing relationships remain similar in the RFPGA and FPGA. The actual timing of the RFPGA can be modified by increasing or decreasing the timing delay on various signal paths based on the FPGA design or additional timing constraints.Type: GrantFiled: July 13, 2000Date of Patent: September 30, 2003Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 6625787Abstract: Described is a method of converting one representation of a circuit into another. For example, a first network representation adapted for use with an FPGA can be converted into a second network representation adapted for use in a mask-programmable gate array. The method begins with accessing the first network representation, such as a netlist, and identifying signal paths that might be sensitive to race conditions. Representations of delay elements are then inserted into each sensitive signal path. The timing of the modified network representation is then modeled by calculating the delays associated with each signal path. Any differences in the modeled delay values are minimized by modifying one or more of the inserted delay-element representations. In one embodiment, the inserted delay-element representations include stopper cells that maintain the nets to and/or from the delay-element representations.Type: GrantFiled: August 13, 1999Date of Patent: September 23, 2003Assignee: Xilinx, Inc.Inventors: Glenn A. Baxter, Andy H. Gan
-
Publication number: 20030080777Abstract: Method and circuits to create reduced field programmable gate arrays (RFPGA) from the configuration data of field programmable gate arrays (FPGA) are disclosed. The configurable elements of the FPGA are replaced with standard cell circuits that reproduce the functionality of the configured FPGA. Specifically, reduced logic blocks are derived from the configuration data of configurable logic blocks. Similarly, reduced input/output blocks and reduced matrices are derived from the configuration data for input/output blocks and programmable switch matrices of the FPGA, respectively. A database can be expanded as new reduced logic block models are created for configurable logic block models that were not in the database. Similarly, a database can be used for the input/output blocks and programmable switch matrices of an FPGA.Type: ApplicationFiled: December 9, 2002Publication date: May 1, 2003Applicant: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 6526563Abstract: Method and circuits to create reduced field programmable gate arrays (RFPGA) from the configuration data of field programmable gate arrays (FPGA) are disclosed. The configurable elements of the FPGA are replaced with standard cell circuits that reproduce the functionality of the configured FPGA. Specifically, reduced logic blocks are derived from the configuration data of configurable logic blocks. Similarly, reduced input/output blocks and reduced matrices are derived from the configuration data for input/output blocks and programmable switch matrices of the FPGA, respectively. The reduced logic blocks are arranged in a similar layout to the original CLBs so that timing relationships remain similar in the RFPGA and FPGA. The actual timing of the RFPGA can be modified by increasing or decreasing the timing delay on various signal paths based on the FPGA design or additional timing constraints.Type: GrantFiled: July 13, 2000Date of Patent: February 25, 2003Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 6515509Abstract: An integrated-circuit using a routing ring is disclosed. The routing ring has an internal routing grid and an external routing gird. Logic circuits surrounded by the routing ring use the internal routing grid while logic circuits outside the routing ring use the external routing grid. The internal and external routing grids can use different pitches so that circuits outside the routing ring can be optimized to a first pitch. Similarly, logic circuits surrounded by the routing ring can be optimized to use a second pitch. In one embodiment, the routing ring includes a plurality of wires that connect the logic circuits surrounded by the routing ring to the logic circuits outside the routing ring.Type: GrantFiled: July 13, 2000Date of Patent: February 4, 2003Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 6490707Abstract: Method and circuits to create reduced field programmable gate arrays (RFPGA) from the configuration data of field programmable gate arrays (FPGA) are disclosed. The configurable elements of the FPGA are replaced with standard cell circuits that reproduce the functionality of the configured FPGA. Specifically, reduced logic blocks are derived from the configuration data of configurable logic blocks. Similarly, reduced input/output blocks and reduced matrices are derived from the configuration data for input/output blocks and programmable switch matrices of the FPGA, respectively. The reduced logic blocks are arranged in a similar layout to the original CLBs so that timing relationships remain similar in the RFPGA and FPGA. The actual timing of the RFPGA can be modified by increasing or decreasing the timing delay on various signal paths based on the FPGA design or additional timing constraints.Type: GrantFiled: July 13, 2000Date of Patent: December 3, 2002Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter