Patents by Inventor Glenn A. Baxter
Glenn A. Baxter has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6370601Abstract: The Intelligent DMA Controller (IDMAC) significantly reduces system latency by replacing one or more layers of software with hardware. The IDMAC uses controlwise and datawise intelligence. The controlwise intelligence of the IDMAC is given specific knowledge of the structure of certain pieces of memory or hardware registers, (e.g. parameter blocks), used for Inter Process Communication. This specific knowledge can be imparted during the design phase of the IDMAC, or dynamically provided during its operation as system requirements dictate. The IDMAC achieves its DMA controlwise intelligence by understanding parameter blocks (PBs). The IDMAC reads the structure of the PB from memory directly, gets all of its PB parameters directly from memory, dereferencing as required, and then begins transferring data between the source and destination as instructed by the PB(s). Examples of PB parameters are source address, destination address, transfer length, and data intelligence opcode.Type: GrantFiled: November 3, 2000Date of Patent: April 9, 2002Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 6353921Abstract: A hybrid HardWire device is provided that comprises a gate array core and a set of mask programmable I/O cells having I/O characteristics similar to those of an FPGA, i.e., sufficiently the same so the HardWire device can be used as a drop-in replacement for the FPGA with no redesign of the original system. Using this HardWire device, a user's design originally implemented in an FPGA can be emulated in the HardWire device, which then replaces the FPGA in the same board at a lower cost. In another embodiment, the I/O cells are mask programmable such that they can emulate the I/O characteristics of FPGAs from any of two or more FPGA families. This ability reduces the number of separate HardWire devices that must be designed, manufactured, tested, stored, and sold, and also simplifies the software required to convert designs to the new device. Some embodiments of the invention can also emulate other programmable devices such as PLDs.Type: GrantFiled: April 28, 2000Date of Patent: March 5, 2002Assignee: Xilinx, Inc.Inventors: Edwin S. Law, Kiran B. Buch, Glenn A. Baxter, Raymond C. Pang
-
Patent number: 6308309Abstract: Described is a method of using place-holding cells, or “stopper cells,” to force a place-and-route tool to route a selected signal path through a particular physical location on a semiconductor die. In one method, phantom blocks, created from the design specification, define the area, logic, timing, and the placement of input/output (I/O) ports for a number of custom blocks. These phantom blocks are combined with any standard blocks to create a high-level description of a desired circuit. Then, for each I/O port of the custom blocks, a place-holding cell, or “stopper cell,” is added to the description in the path defined between the I/O port and its source or destination. The stopper cells are then grouped with the associated custom blocks and the resulting collection of stopper cells and blocks are placed and routed. Completed custom blocks can then be substituted for respective phantom blocks after place and route. Stopper cells preserve complex routing during this substitution.Type: GrantFiled: August 13, 1999Date of Patent: October 23, 2001Assignee: Xilinx, Inc.Inventors: Andy H. Gan, Glenn A. Baxter
-
Patent number: 6226779Abstract: A mask programmable IC is provided that includes dedicated boundary scan logic in the I/O cells. Valuable core logic resources therefore need not be consumed to implement boundary scan logic. In one embodiment, one boundary scan cell is provided per I/O cell. Another embodiment provides great flexibility in emulating any of several FPGAs in any of several packages. In this embodiment, two boundary scan cells are provided for each I/O pad, each cell alone being capable of providing the boundary scan functions associated with one I/O pad. By selectively choosing which of the boundary scan cells are included in the boundary scan data chain, the order of the boundary scan chain of the emulated FPGA in any of two or more packages can be reproduced. Boundary scan behavior is therefore emulated as well as the programmable logic behavior of the FPGA. In one embodiment, additional programmable interconnect lines traversing each boundary scan cell are provided.Type: GrantFiled: April 10, 2000Date of Patent: May 1, 2001Assignee: Xilinx, Inc.Inventors: Glenn A. Baxter, Kiran B. Buch, Edwin S. Law
-
Patent number: 6202106Abstract: The Intelligent DMA Controller (IDMAC) significantly reduces system latency by replacing one or more layers of software with hardware. The IDMAC uses controlwise and datawise intelligence. The controlwise intelligence of the IDMAC is given specific knowledge of the structure of certain pieces of memory or hardware registers, (e.g. parameter blocks), used for Inter Process Communication. This specific knowledge can be imparted during the design phase of the IDMAC, or dynamically provided during its operation as system requirements dictate. The IDMAC achieves its DMA controlwise intelligence by understanding parameter blocks (PBs). The IDMAC reads the structure of the PB from memory directly, gets all of its PB parameters directly from memory, dereferencing as required, and then begins transferring data between the source and destination as instructed by the PB(s). Examples of PB parameters are source address, destination address, transfer length, and data intelligence opcode.Type: GrantFiled: September 9, 1998Date of Patent: March 13, 2001Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 6134517Abstract: A method of implementing a boundary scan chain is provided using a programmable IC that includes dedicated boundary scan logic having a programmable boundary scan bit-order. Boundary scan cells are provided, each cell being capable of providing the boundary scan functions associated with one I/O pad. In a mask programmable device, dedicated tracks are provided for adding mask programmable interconnect lines. In other programmable ICs such as FPGAs or PLDs, programmable interconnect lines are provided. In either case, the interconnect lines are used to implement the boundary scan data chain. Using these lines, the programmed device can "swap the order" of I/O cells in the boundary scan data chain, or leave cells out of the chain entirely. In one embodiment, the interconnect lines traverse each cell, programmably connecting the data inputs and outputs of adjacent or non-adjacent boundary scan cells.Type: GrantFiled: August 26, 1999Date of Patent: October 17, 2000Assignee: Xilinx, Inc.Inventors: Glenn A. Baxter, Kiran B. Buch, Raymond C. Pang, Edwin S. Law
-
Patent number: 6120551Abstract: A hybrid HardWire device is provided that comprises a gate array core and a set of mask programmable I/O cells having I/O characteristics similar to those of an FPGA, i.e., sufficiently the same so the HardWire device can be used as a drop-in replacement for the FPGA with no redesign of the original system. Using this HardWire device, a user's design originally implemented in an FPGA can be emulated in the HardWire device, which then replaces the FPGA in the same board at a lower cost. In another embodiment, the I/O cells are mask programmable such that they can emulate the I/O characteristics of FPGAs from any of two or more FPGA families. This ability reduces the number of separate HardWire devices that must be designed, manufactured, tested, stored, and sold, and also simplifies the software required to convert designs to the new device. Some embodiments of the invention can also emulate other programmable devices such as PLDs.Type: GrantFiled: September 29, 1997Date of Patent: September 19, 2000Assignee: Xilinx, Inc.Inventors: Edwin S. Law, Kiran B. Buch, Glenn A. Baxter, Raymond C. Pang
-
Patent number: 6078735Abstract: A method and apparatus for generating circuitry to initialize memory contained in an integrated circuit generated from a description for a programmable logic device is provided. The initialization bits in the bit stream used to program the programmable logic device are identified and extracted. Using these initialization bits and a set of selectable control circuitry options, initialization control logic is generated. Data initialization logic is also generated using the extracted initialization bits.Type: GrantFiled: September 29, 1997Date of Patent: June 20, 2000Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 6071314Abstract: A mask programmable IC is provided that includes dedicated boundary scan logic in the I/O cells. Valuable core logic resources therefore need not be consumed to implement boundary scan logic. In one embodiment, one boundary scan cell is provided per I/O cell. Another embodiment provides great flexibility in emulating any of several FPGAs in any of several packages. In this embodiment, two boundary scan cells are provided for each I/O pad, each cell alone being capable of providing the boundary scan functions associated with one I/O pad. By selectively choosing which of the boundary scan cells are included in the boundary scan data chain, the order of the boundary scan chain of the emulated FPGA in any of two or more packages can be reproduced. Boundary scan behavior is therefore emulated as well as the programmable logic behavior of the FPGA. In one embodiment, additional programmable interconnect lines traversing each boundary scan cell are provided.Type: GrantFiled: September 29, 1997Date of Patent: June 6, 2000Assignee: Xilinx, Inc.Inventors: Glenn A. Baxter, Kiran B. Buch, Edwin S. Law
-
Patent number: 6018624Abstract: One embodiment of the invention allows a designer to quickly and efficiently obtain a simulation model for a new integrated circuit implementation of a circuit design from the PLD simulation model for that circuit design. The designer begins with the simulation model of the PLD and back annotates the simulation model with timing characteristics from a target technology. The back annotation substitutes timing values in the PLD simulation model with timing values from the target technology to generate the new integrated circuit simulation model.Type: GrantFiled: January 15, 1999Date of Patent: January 25, 2000Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 5991908Abstract: A programmable IC is provided that includes dedicated boundary scan logic having a programmable boundary scan bit-order. Boundary scan cells are provided, each cell being capable of providing the boundary scan functions associated with one I/O pad. In a mask programmable device, dedicated tracks are provided for adding mask programmable interconnect lines. In other programmable ICs such as FPGAs or PLDs, programmable interconnect lines are provided. In either case, the interconnect lines are used to implement the boundary scan data chain. Using these lines, the programmed device can "swap the order" of I/O cells in the boundary scan data chain, or leave cells out of the chain entirely. In one embodiment, the interconnect lines traverse each cell, programmably connecting the data inputs and outputs of adjacent or non-adjacent boundary scan cells.Type: GrantFiled: September 29, 1997Date of Patent: November 23, 1999Assignee: Xilinx, Inc.Inventors: Glenn A. Baxter, Kiran B. Buch, Raymond C. Pang, Edwin S. Law
-
Patent number: 5949983Abstract: One embodiment of the invention allows a designer to quickly and efficiently obtain a simulation model for a new integrated circuit implementation of a circuit design from the PLD simulation model for that circuit design. The designer begins with the simulation model of the PLD and back annotates the simulation model with timing characteristics from a target technology. The back annotation substitutes timing values in the PLD simulation model with timing values from the target technology to generate the new integrated circuit simulation model.Type: GrantFiled: April 18, 1996Date of Patent: September 7, 1999Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 5870586Abstract: A configuration emulation circuit generates configuration signals to emulate a Programmable Logic Device (PLD) in a configuration timing relationship and a configuration protocol relationship between a programming circuit and the PLD. The circuit includes a first circuit to emulate the PLD in the configuration timing relationship. The circuit also includes a second circuit to emulate the PLD in the configuration protocol relationship. The second circuit is coupled to receive a configuration mode signal and is responsive to the configuration mode signal.Type: GrantFiled: January 31, 1996Date of Patent: February 9, 1999Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 5815405Abstract: A method and apparatus for converting a programmable logic device representation of a circuit into a second representation of the circuit. A circuit design is first captured and converted into a first representation of the circuit design. The first representation is for programming a programmable logic device. A first part of the first representation is for programming a configurable element in the programmable logic device. The first part of the first representation is used as a set of parameters for a general model of the configurable element. The second representation of the circuit includes the parameterized general model of the configurable element.Type: GrantFiled: March 12, 1996Date of Patent: September 29, 1998Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 5752006Abstract: A configuration emulation circuit generates configuration signals to emulate a programmable Logic Device (PLD) in a configuration timing relationship and a configuration protocol relationship between a programming circuit and the PLD. The circuit includes a first circuit to emulate the PLD in the configuration timing relationship. The circuit also includes a second circuit to emulate the PLD in the configuration protocol relationship. The second circuit is coupled to receive a configuration mode signal and is responsive to the configuration mode signal.Type: GrantFiled: February 29, 1996Date of Patent: May 12, 1998Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter