Patents by Inventor GuangSu SHAO

GuangSu SHAO has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20230014868
    Abstract: A semiconductor structure, a method for manufacturing the same and a memory are provided. The semiconductor structure includes a substrate, multiple semiconductor pillars, memory structures, and multiple transistors. The multiple semiconductor pillars are arrayed along a first direction and a second direction. Each semiconductor pillar includes a first portion and a second portion on the first portion. The memory structure includes a first electrode layer, a dielectric layer and a second electrode layer. The first electrode layers cover sidewalls of the first portions and are located in first filling regions arranged at intervals. Each first filling region surrounds a sidewall of the first portion. The dielectric layers cover at least surfaces of the first electrode layers. The second electrode layers cover surfaces of the dielectric layers. Channel structures of the transistors are located in the second portions, and extend in a same direction as the second portions.
    Type: Application
    Filed: September 20, 2022
    Publication date: January 19, 2023
    Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventors: Deyuan XIAO, Guangsu Shao, Yunsong Qiu
  • Publication number: 20230016558
    Abstract: The method for forming the capacitor stack structure includes: providing a substrate on which a plurality of first laminated structures arranged in a first direction and a first isolation structure located between every two adjacent the first laminated structures are formed, and the first laminated structure including first semiconductor layers and second semiconductor layers stacked alternately; forming, in the first laminated structures and the first isolation structures, first trench extending in the first direction, the spacing in a second direction between the adjacent remaining first semiconductor layers is greater than the spacing between the adjacent remaining second semiconductor layers; forming a support structure in the first trench, and removing the first semiconductor layers from the first laminated structure to form a first space; and forming capacitor structures in the first space to form a capacitor stack structure.
    Type: Application
    Filed: September 22, 2022
    Publication date: January 19, 2023
    Inventors: Guangsu SHAO, Deyuan XIAO, Weiping BAI, Yunsong QIU
  • Publication number: 20230017055
    Abstract: Embodiments provide a method for fabricating a semiconductor structure and a structure thereof. The method includes: providing a substrate; forming, on the substrate, semiconductor channels arranged in an array along a first direction and a second direction; forming bit lines extending along the first direction, wherein the bit lines are positioned in the substrate, and each of the bit lines is electrically connected to the semiconductor channels arranged along the first direction; forming word lines extending along the second direction, wherein the word lines wrap part of side surfaces of the semiconductor channels arranged along the second direction, where one of the word lines includes two sub word lines arranged at intervals along the first direction, and the sub word lines cover part of opposite side surfaces of the semiconductor channels along the first direction; and forming isolation structures positioned between adjacent word lines and between adjacent sub word lines.
    Type: Application
    Filed: September 25, 2022
    Publication date: January 19, 2023
    Inventor: Guangsu SHAO
  • Publication number: 20230014259
    Abstract: Embodiments of the disclosure provide a semiconductor structure, a method for manufacturing the same and a memory. The semiconductor structure includes a plurality of active pillars and a plurality of conductor lines. Each of the conductor lines includes a plurality of metal layers located in a gap between two adjacent active pillars and a metal compound layer partially surrounding the plurality of active pillars.
    Type: Application
    Filed: September 28, 2022
    Publication date: January 19, 2023
    Inventors: Guangsu SHAO, Deyuan XIAO
  • Publication number: 20230020232
    Abstract: Embodiments provide a semiconductor structure and a formation method thereof. The semiconductor structure includes: a substrate provided with semiconductor pillars arranged at intervals, the semiconductor pillars including a first doped region, a channel region and a second doped region sequentially arranged along a direction distant from a surface of the substrate; and a plurality of word lines extending along a first direction and an insulating layer between adjacent word lines. Each word line surrounds the channel region of the semiconductor pillars arranged along the first direction, and along the direction distant from the surface of the substrate, a width of the insulating layer perpendicular to the first direction gradually decreases. The embodiments are at least advantageous to ensuring that the word lines have better continuity.
    Type: Application
    Filed: September 24, 2022
    Publication date: January 19, 2023
    Inventor: Guangsu SHAO
  • Publication number: 20230012817
    Abstract: A semiconductor structure and a method for manufacturing the same, and a memory are provided. The semiconductor structure includes: a substrate, a plurality of oxide pillars, a plurality of active pillars, a first insulating layer and a storage structure. The plurality of oxide pillars are on the substrate and arranged in an array along a first direction and a second direction. Both the first direction and the second direction are parallel to a surface of the substrate, and the first direction intersects with the second direction. The first insulating layer is in a gap between the oxide pillars. Each active pillar is on a top surface of a corresponding one of the oxide pillars. The storage structure covers at least part of a side wall of the active pillar.
    Type: Application
    Filed: September 16, 2022
    Publication date: January 19, 2023
    Inventors: Deyuan XIAO, Guangsu Shao
  • Publication number: 20230020173
    Abstract: A semiconductor structure and a method for manufacturing a semiconductor structure are provided. The method for manufacturing the semiconductor structure includes: a substrate is provided: a plurality of semiconductor channels arrayed in a first direction and a second direction are formed on the substrate: a plurality of bit lines extending in the first direction are formed, in which the bit lines is located in the substrate: and a plurality of word lines extending in the second direction are formed, in which two word lines adjacent to each other in the first direction are spaced apart from each other in a direction perpendicular to a surface of the substrate: and a sidewall conductive layer is formed, in which the sidewall conductive layer is located above one of the two word lines adjacent to each other, and is arranged in the same layer as the other of the two word lines.
    Type: Application
    Filed: September 21, 2022
    Publication date: January 19, 2023
    Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventors: Deyuan XIAO, YI JIANG, Guangsu SHAO, Xingsong SU, Yunsong QIU
  • Publication number: 20230016905
    Abstract: A semiconductor structure, a method for manufacturing a semiconductor structure, and a memory are provided. The semiconductor structure includes: a plurality of first semiconductor pillars, a plurality of second semiconductor pillars, a first support layer, and a storage structure. The plurality of first semiconductor pillars are arranged in an array in a first direction and in a second direction. Each of the first direction and the second direction is perpendicular to an extending direction of each first semiconductor pillar, and the first direction intersects with the second direction. The first support layer covers sidewalls of top portions of the plurality of first semiconductor pillars. Each second semiconductor pillar is arranged on a respective one of the plurality of first semiconductor pillars. The storage structure is arranged around at least sidewalls of the plurality of first semiconductor pillars and sidewalls of the plurality of second semiconductor pillars.
    Type: Application
    Filed: September 21, 2022
    Publication date: January 19, 2023
    Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventors: Guangsu SHAO, Deyuan Xiao
  • Publication number: 20230020007
    Abstract: A semiconductor structure includes a substrate, and a plurality of first semiconductor columns, a storage structure, a plurality of transistors and a first protective layer located above the substrate. The plurality of first semiconductor columns are arranged in array in first and second directions. Each first semiconductor column includes a first part and a second part located on same. The second part includes a bottom portion, an intermediate portion and a top portion. The first direction and the second direction intersect with each other and are both parallel to top surface of the substrate. The storage structure surrounds sidewalls of the first parts. The first protective layer surrounds sidewalls of the top portions of the second parts. A channel structure of each transistor is located in the intermediate portion of the second part, and an extending direction of the channel structure is the same as that of the second part.
    Type: Application
    Filed: September 22, 2022
    Publication date: January 19, 2023
    Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventors: Guangsu SHAO, Deyuan XIAO
  • Publication number: 20230015279
    Abstract: A method for forming a semiconductor device includes the following operations. A stacked structure is provided, which includes a substrate, and sacrificial layers and semiconductor layers alternately stacked on surface of the substrate. Multiple first grooves and semiconductor pillars extending in first direction are included in the sacrificial layers and the semiconductor layers. Word line pillars are formed in second direction, intersect with the semiconductor pillars and surround the semiconductor pillars. Sources and drains are formed respectively on either side of the semiconductor pillars surrounded by the word line pillars by an epitaxial growth process. Bit lines are formed on a side of the sources or the drains, are connected with same, and extend in third direction. The first, second and third directions are pairwise perpendicular. Capacitors are formed on a side of the sources or the drains where the bit lines are not formed to form a semiconductor device.
    Type: Application
    Filed: September 26, 2022
    Publication date: January 19, 2023
    Inventors: Guangsu SHAO, Deyuan XIAO, Weiping BAI
  • Publication number: 20230014198
    Abstract: A semiconductor structure, a method for manufacturing the same and a memory are provided. The semiconductor structure includes a substrate, multiple first active pillars above the substrate, a memory structure, multiple transistors, and multiple second active pillars. The multiple first active pillars are arranged in an array along a first direction and a second direction. The substrate includes an isolation structure on which the first active pillars are located. The memory structure includes first electrode layers, a dielectric layer and a second electrode layer. The first electrode layer covers a sidewall of the first active pillar, the dielectric layer covers at least surfaces of the first electrode layers, the second electrode layer covers a surface of the dielectric layer. Each of the second active pillars is located above a corresponding one of the first active pillars; a channel structure of each transistor is located in the second active pillar.
    Type: Application
    Filed: September 14, 2022
    Publication date: January 19, 2023
    Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventors: Guangsu SHAO, Deyuan XIAO
  • Publication number: 20230012447
    Abstract: A semiconductor structure includes: a substrate; a plurality of active layers arranged on the substrate and spaced apart from each other; and a plurality of bit lines, spaced apart from each other in a first direction and extending in a second direction. A first portion of each bit line covers side surfaces of respective active layers of the plurality of active layers, and a second portion of each bit line is located in the respective active layers. The first direction and the second direction are parallel to a surface of the substrate, and the first direction intersects with the second direction.
    Type: Application
    Filed: September 14, 2022
    Publication date: January 12, 2023
    Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventors: Guangsu SHAO, Deyuan XIAO, Yunsong QIU
  • Publication number: 20230010014
    Abstract: A method for manufacturing a semiconductor structure includes the following operations. A substrate is provided, and is etched to form first isolation trenches in a cell region and a second isolation trench in a peripheral region. A first isolation dielectric layer is filled in each of the first isolation trenches and an isolation structure is formed in the second isolation trench. A patterned mask layer is formed on surfaces of the cell region and the peripheral region. The substrate and the first isolation dielectric layer are etched based on the patterned mask layer to form the third isolation trenches extending along a second direction. The third and first isolation trenches isolate multiple active pillars. The active pillar includes a first connecting end, a second connecting end and a channel region.
    Type: Application
    Filed: September 22, 2022
    Publication date: January 12, 2023
    Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventors: Guangsu SHAO, Deyuan XIAO, YOUMING LIU, Yunsong QIU
  • Publication number: 20230005912
    Abstract: Disclosed in the embodiments of the present disclosure are a semiconductor structure and method for manufacturing same, and a memory. The semiconductor structure includes: a plurality of first active columns arranged in an array along a first direction and a second direction, a plurality of first electrodes located in first grooves arranged at intervals, a plurality of first dielectric layers, and a second electrode covering surfaces of the first dielectric layers. The first direction and the second direction are perpendicular to the extension direction of the first active column, and the first direction is intersected with the second direction. Each first electrode covers a side wall of one of the first active columns. Each first groove surrounds a surface of each first active column. Each first dielectric layer covers the side wall of one of the first electrodes and a bottom of a gap between two adjacent first electrodes.
    Type: Application
    Filed: September 7, 2022
    Publication date: January 5, 2023
    Inventors: Deyuan XIAO, Xingsong SU, Guangsu SHAO
  • Publication number: 20230005918
    Abstract: A semiconductor device and a method for manufacturing a semiconductor device are provided. The semiconductor device includes a substrate, and a plurality of storage structures stacked on the substrate. Each of the plurality of storage structures includes: a first dielectric layer; at least one channel layer arranged in the first dielectric layer and extending in a first direction, the first dielectric layer being provided with a plurality of first grooves isolating the at least one channel layer; and a capacitor structure covering a sidewall and a bottom surface of each of the plurality of first grooves.
    Type: Application
    Filed: September 7, 2022
    Publication date: January 5, 2023
    Inventors: Guangsu SHAO, Deyuan XIAO, Weiping BAI, JIE BAI
  • Publication number: 20230005920
    Abstract: The semiconductor structure includes a first capacitive structure located on a substrate and first support columns. A plurality of first support columns are disposed on the substrate in parallel and spaced apart from each other, and are located in a same plane parallel to the substrate. The first capacitive structure includes a first lower electrode layer, a first dielectric layer and a first upper electrode layer. The semiconductor structure further includes a plurality of first segmentation trenches. The first segmentation trenches divide the first capacitive structure into a plurality of capacitors. A first insulation layer is disposed between the corresponding first lower electrode layers of the adjacent capacitors. The corresponding first upper electrode layers of the adjacent capacitors are electrically connected to each other.
    Type: Application
    Filed: September 8, 2022
    Publication date: January 5, 2023
    Applicant: CHANGXIN MEMORY TECHNOLOGIES,INC.
    Inventors: Guangsu SHAO, Deyuan XIAO
  • Publication number: 20230005919
    Abstract: A semiconductor structure and a method for forming a semiconductor structure are provided. The semiconductor structure includes: a substrate, multiple active pillars located in the substrate, and multiple word lines. The multiple active pillars are arranged in an array in a first direction and a second direction. The first direction and the second direction are both directions parallel to a top surface of the substrate, and the first direction and the second direction intersect. The multiple word lines are spaced apart in the first direction. Each of the word lines extends in the second direction and continuously surrounds and covers a portion of a side wall of each of the multiple active pillars arranged in the second direction. Any two adjacent word lines are at least partially staggered in a direction perpendicular to the top surface of the substrate.
    Type: Application
    Filed: September 8, 2022
    Publication date: January 5, 2023
    Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventors: Deyuan XIAO, Yi JIANG, Guangsu SHAO, Xingsong SU, Yunsong QIU
  • Publication number: 20220416049
    Abstract: Embodiments disclose a semiconductor structure and a fabrication method thereof. The method includes: providing a substrate; forming a stack structure on a surface of the substrate, where the stack structure includes a first semiconductor material layer and a first sacrificial layer alternately stacked from bottom to top; patterning and etching the stack structure and removing part of the first sacrificial layer to form a horizontal strip-shaped structure; forming a gate-all-around structure, where the gate-all-around structure covers part of a surface of the horizontal strip-shaped structure; and forming a bit line, where the bit line is formed in a same horizontal plane as the horizontal strip-shaped structure and the horizontal strip-shaped structure is segmented by the bit line, and the bit line is connected to a segmentation of the horizontal strip-shaped structure.
    Type: Application
    Filed: August 29, 2022
    Publication date: December 29, 2022
    Inventors: Guangsu SHAO, Deyuan XIAO, Weiping BAI, Yunsong QIU
  • Publication number: 20220415898
    Abstract: Embodiments relate to a semiconductor structure, a memory structure and fabrication methods thereof. The semiconductor structure includes: a substrate, where a spacer is provided on the substrate, and a bit line structure is provided in the spacer and is at least partially exposed to the spacer; active area structures, where each of the active area structures includes an active pillar and a stress layer, the active pillar is positioned on the bit line structure, and the stress layer covers an exposed surface of the active pillar; each of the active area structure includes a first connection terminal, a second connection terminal, and a channel region positioned between the first connection terminal and the second connection terminal, and the first connection terminal is electrically connected to the bit line structure; and a word line structure covering a periphery of the channel region.
    Type: Application
    Filed: August 31, 2022
    Publication date: December 29, 2022
    Inventors: Guangsu SHAO, Deyuan XIAO
  • Publication number: 20220406915
    Abstract: Embodiments provide a semiconductor structure and a fabrication method. The method includes: providing a substrate, the substrate being provided with a plurality of first trenches extending along a first direction and a plurality of second trenches extending along a second direction, and a depth of each of the plurality of first trenches being less than a depth of each of the plurality of second trenches; forming a first isolation structure to cover the substrate and fill the plurality of first trenches and the plurality of second trenches; forming a plurality of third trenches positioned in the substrate at bottoms of the plurality of first trenches and extending along the first direction; forming a second isolation structure to fill the plurality of first trenches and the plurality of third trenches; forming gate structures surrounding the substrate between the plurality of first trenches along the second direction.
    Type: Application
    Filed: August 23, 2022
    Publication date: December 22, 2022
    Inventors: Guangsu SHAO, Deyuan XIAO