Patents by Inventor Han Sung Chen
Han Sung Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110058430Abstract: A voltage regulating method applied to a memory to regulate a word line voltage corresponding to a set of memory cells of the memory comprises the following steps. Firstly, a first value, which is for indicating an amount of data having a specific data value in a set of written data, is counted, wherein the set of written data is written into the set of memory cells. Next, a second value, which is for indicating an amount of data having the specific data value in a set of read data, is counted, wherein the set of read data is obtained by reading the set of written data. Then, a regulating voltage is determined according to a difference between the first and second values. After that, the word line voltage is regulated to be a sum of the word line voltage and the regulating voltage.Type: ApplicationFiled: November 10, 2010Publication date: March 10, 2011Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Han-Sung Chen, Tseng-Yi Liu
-
Publication number: 20110060962Abstract: In response to a disagreement between a previously generated check code associated with previously programmed data bits and a more recently generated check code generated in response to a read command, the comparison process is changed, between i) a value representing accessed data and ii) a reference applied to such accesses to distinguish between logical levels. For example, the ratio of resistances characterizing input circuits of a sense amplifier and/or the read bias arrangement and/or a read reference of a memory integrated circuit is/are changed.Type: ApplicationFiled: July 2, 2010Publication date: March 10, 2011Applicant: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Han-Sung Chen
-
Patent number: 7903498Abstract: A Y-decoder includes a selection unit and a Y-MUX. The selection unit is coupled to the memory array for selecting the column lines. The Y-MUX is coupled to the selection unit for supplying a voltage to the selected column line. The Y-MUX includes a first switch, a second switch, a third switch and a fourth switch coupled in parallel. The first switch and the second switch are respectively for receiving a first shielding voltage and a second shielding voltage. The third switch and the fourth switch are respectively for receiving a first sensing voltage and a second sensing voltage.Type: GrantFiled: September 5, 2008Date of Patent: March 8, 2011Assignee: Macronix International Co., Ltd.Inventors: Chung-Kuang Chen, Han-Sung Chen, Chun-Hsiung Hung
-
Publication number: 20110019487Abstract: According to an embodiment of the present invention, a method for detecting word line leakage in a memory device includes coupling a first word line in the memory device to a voltage source while coupling a second word line in the memory device to a ground level voltage. Next, the first word line is decoupled from the voltage source. The method also includes comparing a current of the first word line with a predetermined reference current for determining a leakage condition of the word line.Type: ApplicationFiled: October 6, 2010Publication date: January 27, 2011Applicant: Macronix International Co., Ltd.Inventors: Han-Sung Chen, Su-Chueh Lo, Chun-Hsiung Hung, Nai-Ping Kuo, Ming-Chih Hsieh, Wen-Pin Tsai
-
Publication number: 20110019456Abstract: A sense amplifier comprises a sense node, a reference node, a memory input stage circuit, a reference input stage circuit, an output stage circuit, and a shielding circuit. The memory input stage circuit comprises first input node for maintaining a first sense voltage established by a cell current and establishes a second sense voltage on the sense node in response to the first sense voltage. The reference input stage circuit comprises an output node and a second input node, which is for maintaining a first reference voltage established by the reference current and establishes a second reference voltage on the reference node in response to the first reference voltage. The output stage circuit obtains a sense result in response to the second reference voltage and the second sense voltage. The first shielding circuit shields the output node from being interfered with the second reference voltage on the reference node.Type: ApplicationFiled: July 24, 2009Publication date: January 27, 2011Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chung Kuang Chen, Han-Sung Chen, Chun-Hsiung Hung
-
Patent number: 7859917Abstract: A voltage regulating method applied to a memory to regulate a word line voltage corresponding to a set of memory cells of the memory includes the following steps. Firstly, a first value, which is for indicating an amount of data having a specific data value in a set of written data, is counted, wherein the set of written data is written into the set of memory cells. Next, a second value, which is for indicating an amount of data having the specific data value in a set of read data, is counted, wherein the set of read data is obtained by reading the set of written data. Then, a regulating voltage is determined according to a difference between the first and second values. After that, the word line voltage is regulated to be a sum of the word line voltage and the regulating voltage.Type: GrantFiled: January 8, 2009Date of Patent: December 28, 2010Assignee: Macronix International Co., Ltd.Inventors: Han-Sung Chen, Tseng-Yi Liu
-
Patent number: 7835178Abstract: Some embodiments of the present invention provide a memory device including a first memory array having a first word line and a comparator circuit having a first terminal coupled to a reference voltage and a second terminal coupled to a first switch selectively coupling the first word line to a power source or the second terminal. In an embodiment, the reference voltage is selected for identifying a leakage condition associated with the first word line. In another embodiment, the first switch is configured to couple the first word line to the power source for a first predetermined period of time to allow charging of the first word line. In another embodiment, the first switch is configured to couple the first word line to the second terminal of the comparator for at least a second predetermined period of time.Type: GrantFiled: April 9, 2009Date of Patent: November 16, 2010Assignee: Macronix International Co., Ltd.Inventors: Han-Sung Chen, Su-Chueh Lo, Chun-Hsiung Hung, Nai-Ping Kuo, Ming-Chih Hsieh, Wen-Pin Tsai
-
Publication number: 20100226180Abstract: A memory array is described, including memory cells with source and drain doped regions, and global bit lines coupled to the doped regions via select transistors. The connections of the select transistors are configured such that the respective loading capacitances of two global bit lines respectively coupled to the source and the drain of a memory cell to be read do not vary with the memory cell to be read.Type: ApplicationFiled: March 5, 2009Publication date: September 9, 2010Applicant: MACRONIX International Co., Ltd.Inventors: Chih-He Chiang, Chung-Kuang Chen, Han-Sung Chen
-
Patent number: 7773421Abstract: In response to a disagreement between a previously generated check code associated with previously programmed data bits and a more recently generated check code generated in response to a read command, the comparison process is changed, between i) a value representing accessed data and ii) a reference applied to such accesses to distinguish between logical levels. For example, the read bias arrangement and/or a read reference of a memory integrated circuit is changed.Type: GrantFiled: November 21, 2008Date of Patent: August 10, 2010Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Han-Sung Chen
-
Publication number: 20100182833Abstract: A memory and a boundary searching method thereof are provided therein. When searching a boundary of a threshold voltage distribution of the memory, data errors resulted from tail bits of the memory would be corrected. Therefore, a sensing window could be broader, and the boundary of the threshold voltage distribution could be determined precisely.Type: ApplicationFiled: January 19, 2009Publication date: July 22, 2010Applicant: MACRONIX International Co., Ltd.Inventors: Chung-Kuang Chen, Han-Sung Chen, Chun-Hsiung Hung
-
Publication number: 20100172191Abstract: A voltage regulating method applied to a memory to regulate a word line voltage corresponding to a set of memory cells of the memory comprises the following steps. Firstly, a first value, which is for indicating an amount of data having a specific data value in a set of written data, is counted, wherein the set of written data is written into the set of memory cells. Next, a second value, which is for indicating an amount of data having the specific data value in a set of read data, is counted, wherein the set of read data is obtained by reading the set of written data. Then, a regulating voltage is determined according to a difference between the first and second values. After that, the word line voltage is regulated to be a sum of the word line voltage and the regulating voltage.Type: ApplicationFiled: January 8, 2009Publication date: July 8, 2010Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Han-Sung Chen, Tseng-Yi Liu
-
Publication number: 20100103738Abstract: A method of programming data stored in a memory, which comprises a number of user-defined blocks, a number of manufacture-defined blocks, and an information block, includes the following steps. A programming address pointing to a user-defined block in the memory and programming data is obtained. After that, it is determined whether there is an empty manufacture-defined block among a number of user-defined blocks in the memory. If so, an information block in the memory is programmed to store the programming address and a replacing address pointing to the empty manufacture-defined block. The empty manufacture-defined block is programmed to store the programming data.Type: ApplicationFiled: October 29, 2008Publication date: April 29, 2010Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chung-Kuang Chen, Han-Sung Chen, Chun-Hsiung Hung
-
Publication number: 20100061174Abstract: AY-decoder includes a selection unit and a Y-MUX. The selection unit is coupled to the memory array for selecting the column lines. The Y-MUX is coupled to the selection unit for supplying a voltage to the selected column line. The Y-MUX includes a first switch, a second switch, a third switch and a fourth switch coupled in parallel. The first switch and the second switch are respectively for receiving a first shielding voltage and a second shielding voltage. The third switch and the fourth switch are respectively for receiving a first sensing voltage and a second sensing voltage.Type: ApplicationFiled: September 5, 2008Publication date: March 11, 2010Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chung-Kuang CHEN, Han-Sung CHEN, Chun-Hsiung HUNG
-
Publication number: 20090225607Abstract: Some embodiments of the present invention provide a memory device including a first memory array having a first word line and a comparator circuit having a first terminal coupled to a reference voltage and a second terminal coupled to a first switch selectively coupling the first word line to a power source or the second terminal. In an embodiment, the reference voltage is selected for identifying a leakage condition associated with the first word line. In another embodiment, the first switch is configured to couple the first word line to the power source for a first predetermined period of time to allow charging of the first word line. In another embodiment, the first switch is configured to couple the first word line to the second terminal of the comparator for at least a second predetermined period of time.Type: ApplicationFiled: April 9, 2009Publication date: September 10, 2009Applicant: Macronix International Co., Ltd.Inventors: Han-Sung Chen, Su-Chueh Lo, Chun-Hsiung Hung, Nai-Ping Kuo, Ming-Chih Hsieh, Wen-Pin Tsai
-
Publication number: 20090201731Abstract: In response to a disagreement between a previously generated check code associated with previously programmed data bits and a more recently generated check code generated in response to a read command, the comparison process is changed, between i) a value representing accessed data and ii) a reference applied to such accesses to distinguish between logical levels. For example, the read bias arrangement and/or a read reference of a memory integrated circuit is changed.Type: ApplicationFiled: November 21, 2008Publication date: August 13, 2009Applicant: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Han-Sung Chen
-
Patent number: 7532513Abstract: A method for detecting word line leakage in a memory device includes coupling a first plurality of word lines in the memory device to a voltage source while grounding a second plurality of word lines. Each of the second plurality of word lines is adjacent to a corresponding one of the first plurality of word lines. The method includes waiting for a period of time to allow the word lines to reach a predetermined read voltage level. The method also includes decoupling the first plurality of word lines from the voltage source and waiting for a second predetermined period of time to allow the first plurality of word lines to discharge. The method further includes sensing a current associated with the word lines, and comparing the current with a predetermined reference current which is selected for identifying a word line leakage condition associated with the first plurality of word lines.Type: GrantFiled: August 27, 2007Date of Patent: May 12, 2009Assignee: Macronix International Co., Ltd.Inventors: Han-Sung Chen, Su-Chueh Lo, Chun-Hsiung Hung, Nai-Ping Kuo, Ming-Chih Hsieh, Wen-Pin Tsai
-
Publication number: 20090063918Abstract: A method for detecting word line leakage in a memory device includes coupling a first plurality of word lines in the memory device to a voltage source while grounding a second plurality of word lines. Each of the second plurality of word lines is adjacent to a corresponding one of the first plurality of word lines. The method includes waiting for a period of time to allow the word lines to reach a predetermined read voltage level. The method also includes decoupling the first plurality of word lines from the voltage source and waiting for a second predetermined period of time to allow the first plurality of word lines to discharge. The method further includes sensing a current associated with the word lines, and comparing the current with a predetermined reference current which is selected for identifying a word line leakage condition associated with the first plurality of word lines.Type: ApplicationFiled: August 27, 2007Publication date: March 5, 2009Applicant: Macronix International Co., Ltd.Inventors: Han-Sung Chen, Su-Chueh Lo, Chun-Hsiung Hung, Nai-Ping Kuo, Ming-Chih Hsieh, Wen-Pin Tsai
-
Patent number: 7483302Abstract: A non-volatile memory package includes a non-volatile memory array having a plurality of transistors that are electrically coupled in series, each of the transistors having an input terminal and an output terminal such that the output terminal of one of the transistors is coupled to the input terminal of a next transistor in a downstream direction. A read voltage supply supplies a voltage to the input terminal of a selected transistor of the plurality of transistors, to induce a cell current between the input terminal and the output terminal of the selected transistor. A bit sensor receives and evaluates a read current from the output terminal of the selected transistor. A shielding voltage applicator applies a voltage to the input terminal or the output terminal of a downstream transistor of the plurality of transistors, the downstream transistor being in the downstream direction from the selected transistor.Type: GrantFiled: February 4, 2008Date of Patent: January 27, 2009Assignee: Macronix International Co. Ltd.Inventors: Chun-Hsiung Hung, Su-Chueh Lo, Han-Sung Chen
-
Patent number: 7471562Abstract: The read reference of a nonvolatile memory integrated circuit is changed in response to a disagreement between a previously generated check code associated with previously programmed data bits and a more recently generated check code generated in response to a read command.Type: GrantFiled: April 16, 2007Date of Patent: December 30, 2008Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Han-Sung Chen
-
Publication number: 20080282107Abstract: Methods and apparatuses are disclosed in which a repair instruction, such as from a tester, causes an integrated circuit undergoing testing to substitute defective locations of a first set of memory cells in the integrated circuit with a second set of memory cells in the integrated circuit, despite the repair instruction omitting the defective locations of the first set of memory cells of the integrated circuit.Type: ApplicationFiled: May 7, 2007Publication date: November 13, 2008Applicant: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Han-Sung Chen, Nai-Ping Kuo, Su-Chueh Lo