Patents by Inventor Hans-Jürgen Thees
Hans-Jürgen Thees has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9634088Abstract: A method of forming a semiconductor device is disclosed including providing a silicon-on-insulator substrate comprising a semiconductor bulk substrate, a buried oxide layer formed on the semiconductor bulk substrate and a semiconductor layer formed on the buried oxide layer, and forming a transistor device on the silicon-on-insulator substrate including providing a gate structure on the semiconductor layer having a gate electrode and a first cap layer on the gate electrode, growing an oxide liner on the transistor device having a first part covering the gate structure and a second part covering the semiconductor layer, forming a second cap layer on the oxide liner, at least partially removing the second part of the oxide liner underneath the second cap layer and the first part of the oxide liner, and epitaxially forming raised source/drain regions on the semiconductor layer.Type: GrantFiled: June 17, 2016Date of Patent: April 25, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Juergen Thees, Peter Baars
-
Patent number: 9372392Abstract: In one example, a reticle disclosed herein includes a body having a center, an arrangement of a plurality of exposure patterns, wherein a center of the arrangement is offset from the center of the body, and at least one open feature defined on or through the body of the reticle. In another example, a method is disclosed that includes forming a layer of photoresist above a plurality of functional die and a plurality of incomplete die, exposing the photoresist material positioned above at least one of the functional die and/or at least one of the incomplete die, performing an incomplete die exposure processes via an open feature of the reticle to expose substantially all of the photoresist material positioned above the plurality of incomplete die, and developing the photoresist to remove the portions of the photoresist material positioned above the incomplete die.Type: GrantFiled: July 8, 2014Date of Patent: June 21, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Martin Mazur, Dietmar Henke, Hans-Juergen Thees
-
Publication number: 20160079086Abstract: The present disclosure provides a method of forming a semiconductor device, including a shaping of a gate structure of the semiconductor device such that a spacer removal after silicide formation is avoided and silicide overhang is suppressed. In some aspects of the present disclosure, a method of forming a semiconductor device is provided wherein a gate structure is provided over an active region of a semiconductor substrate, the gate structure including a gate electrode material and sidewall spacers. At least one of the gate electrode material and the sidewall spacers are shaped by applying a shaping process to the gate structure and a silicide portion is formed on the shaped gate structure.Type: ApplicationFiled: September 12, 2014Publication date: March 17, 2016Inventors: Dominic Thurmer, Hans-Juergen Thees, Kai Frohberg, Peter Moll, Heike Scholz
-
Patent number: 9281200Abstract: When forming sophisticated semiconductor-based gate electrode structures of transistors, the pre-doping of one type of gate electrode structure may be accomplished after the actual patterning of the electrode material by using an appropriate mask or fill material for covering the active regions and using a lithography mask. In this manner, a high degree of flexibility is provided with respect to selecting an appropriate patterning regime, while at the same time a uniform and superior cross-sectional shape for any type of gate electrode structure is obtained.Type: GrantFiled: July 25, 2011Date of Patent: March 8, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Juergen Thees, Sven Beyer, Martin Mazur, Steffen Laufer
-
Publication number: 20160056261Abstract: A method of forming a semiconductor device is disclosed wherein sigma-shaped cavities are formed in alignment with a gate structure such that a cavity tip of the sigma-shaped cavities has a small lateral distance to the channel region, while a lateral distance from the silicon-germanium material filled into the cavity and extending along the sidewall of the gate structure above the active region is at least maintained, if not increased. A semiconductor device is formed wherein the semiconductor device comprises a gate structure disposed over an active region of a semiconductor substrate. The gate structure has a gate electrode and a sidewall spacer structure with a first spacer of L-shape and a second spacer disposed on the first spacer. In alignment with the gate structure, sigma-shaped cavities are formed in the active region and embedded SiGe material is epitaxially grown in the sigma-shaped cavities.Type: ApplicationFiled: August 22, 2014Publication date: February 25, 2016Inventors: Hans-Juergen Thees, Jens-Peter Biethan
-
Patent number: 9214463Abstract: An integrated circuit device includes a PMOS transistor and an NMOS transistor. The PMO transistor includes a gate electrode, at least one source/drain region, a first sidewall spacer positioned adjacent the gate electrode of the PMOS transistor, and a multi-part second sidewall spacer positioned adjacent the first sidewall spacer of the PMOS transistor, wherein the multi-part second sidewall spacer includes an upper spacer and a lower spacer. The NMOS transistor includes a gate electrode, at least one source/drain region, a first sidewall spacer positioned adjacent the gate electrode of the NMOS transistor, and a single second sidewall spacer positioned adjacent the first sidewall spacer of the NMOS transistor. A metal silicide region is positioned on each of the gate electrodes and on each of the at least one source/drain regions of the PMOS and the NMOS transistors.Type: GrantFiled: July 9, 2014Date of Patent: December 15, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Juergen Thees, Peter Baars
-
Patent number: 8987144Abstract: In sophisticated semiconductor devices, high-k metal gate electrode structures may be formed in an early manufacturing stage with superior integrity of sensitive gate materials by providing an additional liner material after the selective deposition of a strain-inducing semiconductor material in selected active regions. Moreover, the dielectric cap materials of the gate electrode structures may be removed on the basis of a process flow that significantly reduces the degree of material erosion in isolation regions and active regions by avoiding the patterning and removal of any sacrificial oxide spacers.Type: GrantFiled: August 4, 2011Date of Patent: March 24, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Stephan Kronholz, Markus Lenski, Hans-Juergen Thees
-
Patent number: 8906801Abstract: Processes for forming integrated circuits and integrated circuits formed thereby are provided in which a first dielectric layer including a first dielectric material is formed on an underlying substrate. A first etch mask having at least two patterned recesses is patterned over the first dielectric layer. At least one first-level via is etched in the first dielectric layer through one patterned recess in the first etch mask with a first etchant, and the first-level via is filled with electrically-conductive material. A second dielectric layer including a second dielectric material is formed over the first dielectric layer. A second etch mask having patterned recesses corresponding to the patterned recesses of the first etch mask is patterned over the second dielectric layer. Second-level vias are etched in the second dielectric layer through the patterned recesses in the second etch mask with a second etchant and exposed to the first etchant.Type: GrantFiled: March 12, 2012Date of Patent: December 9, 2014Assignee: GlobalFoundries, Inc.Inventors: Ralf Richter, Hans-Jürgen Thees
-
Publication number: 20140329173Abstract: In one example, a reticle disclosed herein includes a body having a center, an arrangement of a plurality of exposure patterns, wherein a center of the arrangement is offset from the center of the body, and at least one open feature defined on or through the body of the reticle. In another example, a method is disclosed that includes forming a layer of photoresist above a plurality of functional die and a plurality of incomplete die, exposing the photoresist material positioned above at least one of the functional die and/or at least one of the incomplete die, performing an incomplete die exposure processes via an open feature of the reticle to expose substantially all of the photoresist material positioned above the plurality of incomplete die, and developing the photoresist to remove the portions of the photoresist material positioned above the incomplete die.Type: ApplicationFiled: July 8, 2014Publication date: November 6, 2014Inventors: Martin Mazur, Dietmar Henke, Hans-Juergen Thees
-
Publication number: 20140319617Abstract: An integrated circuit device includes a PMOS transistor and an NMOS transistor. The PMO transistor includes a gate electrode, at least one source/drain region, a first sidewall spacer positioned adjacent the gate electrode of the PMOS transistor, and a multi-part second sidewall spacer positioned adjacent the first sidewall spacer of the PMOS transistor, wherein the multi-part second sidewall spacer includes an upper spacer and a lower spacer. The NMOS transistor includes a gate electrode, at least one source/drain region, a first sidewall spacer positioned adjacent the gate electrode of the NMOS transistor, and a single second sidewall spacer positioned adjacent the first sidewall spacer of the NMOS transistor. A metal silicide region is positioned on each of the gate electrodes and on each of the at least one source/drain regions of the PMOS and the NMOS transistors.Type: ApplicationFiled: July 9, 2014Publication date: October 30, 2014Inventors: Hans-Juergen Thees, Peter Baars
-
Patent number: 8859356Abstract: The present disclosure is directed to various methods of forming metal silicide regions on an integrated circuit device. In one example, the method includes forming a PMOS transistor and an NMOS transistor, each of the transistors having a gate electrode and at least one source/drain region formed in a semiconducting substrate, forming a first sidewall spacer adjacent the gate electrodes and forming a second sidewall spacer adjacent the first sidewall spacer.Type: GrantFiled: July 12, 2011Date of Patent: October 14, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Juergen Thees, Peter Baars
-
Patent number: 8802360Abstract: In one example, a reticle disclosed herein includes a body having a center, an arrangement of a plurality of exposure patterns, wherein a center of the arrangement is offset from the center of the body, and at least one open feature defined on or through the body of the reticle. In another example, a method is disclosed that includes forming a layer of photoresist above a plurality of functional die and a plurality of incomplete die, exposing the photoresist material positioned above at least one of the functional die and/or at least one of the incomplete die, performing an incomplete die exposure processes via an open feature of the reticle to expose substantially all of the photoresist material positioned above the plurality of incomplete die, and developing the photoresist to remove the portions of the photoresist material positioned above the incomplete die.Type: GrantFiled: July 27, 2012Date of Patent: August 12, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Martin Mazur, Henke Dietmar, Hans-Juergen Thees
-
Patent number: 8796080Abstract: Disclosed herein are various methods of epitaxially forming materials on transistor devices. In one example, the method includes forming an isolation region in a semiconducting substrate that defines an active area, performing a heating process on the active area to cause an upper surface of the active area to become a curved surface and performing an etching process on the active area to define a recess having a curved bottom surface. The method further includes the steps of forming a channel semiconductor material in the recess with a curved upper surface and forming a gate structure for a transistor above the curved upper surface of the channel semiconductor material.Type: GrantFiled: November 2, 2011Date of Patent: August 5, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Stephan Kronholz, Hans-Juergen Thees, Peter Javorka
-
Publication number: 20140191332Abstract: Disclosed herein is a device that includes a first PFET transistor formed in and above a first active region of a semiconducting substrate, a second PFET transistor formed in and above a second active region of the semiconducting substrate, wherein at least one of a thickness of the first and second channel semiconductor materials or a concentration of germanium in the first and second channel semiconductor materials are different.Type: ApplicationFiled: March 13, 2014Publication date: July 10, 2014Applicant: GLOBALFOUNDRIES Inc.Inventors: Hans-Juergen Thees, Stephan Kronholz, Peter Javorka
-
Patent number: 8748275Abstract: In sophisticated semiconductor devices, a semiconductor alloy, such as a threshold adjusting semiconductor material in the form of silicon/germanium, may be provided in an early manufacturing stage selectively in certain active regions, wherein a pronounced degree of recessing and material loss, in particular in isolation regions, may be avoided by providing a protective material layer selectively above the isolation regions. For example, in some illustrative embodiments, a silicon material may be selectively deposited on the isolation regions.Type: GrantFiled: July 27, 2011Date of Patent: June 10, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Juergen Thees, Stephan Kronholz, Maciej Wiatr
-
Patent number: 8735303Abstract: One illustrative method disclosed herein includes forming a first recess in a first active region of a substrate, forming a first layer of channel semiconductor material for a first PFET transistor in the first recess, performing a first thermal oxidation process to form a first protective layer on the first layer of channel semiconductor material, forming a second recess in the second active region of the semiconducting substrate, forming a second layer of channel semiconductor material for the second PFET transistor in the second recess and performing a second thermal oxidation process to form a second protective layer on the second layer of channel semiconductor material.Type: GrantFiled: November 2, 2011Date of Patent: May 27, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Juergen Thees, Stephan Kronholz, Peter Javorka
-
Patent number: 8722479Abstract: Generally, the present disclosure is directed to a method of at least reducing unwanted erosion of isolation structures of a semiconductor device during fabrication. One illustrative method disclosed includes forming an isolation structure in a semiconducting substrate and forming a conductive protection ring above plurality isolation structure.Type: GrantFiled: May 25, 2011Date of Patent: May 13, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Juergen Thees, Stephan Kronholz, Joerg Radecker
-
Patent number: 8642419Abstract: Disclosed herein are various methods of forming isolation structures, such as trench isolation structures, for semiconductor devices. In one example, the method includes forming a trench in a semiconducting substrate, forming a lower isolation structure in the trench, wherein the lower isolation structure has an upper surface that is below an upper surface of the substrate, and forming an upper isolation structure above the lower isolation structure, wherein a portion of the upper isolation structure is positioned within the trench.Type: GrantFiled: February 20, 2012Date of Patent: February 4, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Stephan Kronholz, Jorg Radecker, Hans-Juergen Thees, Peter Javorka
-
Publication number: 20140030637Abstract: In one example, a reticle disclosed herein includes a body having a center, an arrangement of a plurality of exposure patterns, wherein a center of the arrangement is offset from the center of the body, and at least one open feature defined on or through the body of the reticle. In another example, a method is disclosed that includes forming a layer of photoresist above a plurality of functional die and a plurality of incomplete die, exposing the photoresist material positioned above at least one of the functional die and/or at least one of the incomplete die, performing an incomplete die exposure processes via an open feature of the reticle to expose substantially all of the photoresist material positioned above the plurality of incomplete die, and developing the photoresist to remove the portions of the photoresist material positioned above the incomplete die.Type: ApplicationFiled: July 27, 2012Publication date: January 30, 2014Applicant: GLOBALFOUNDRIES INC.Inventors: Martin Mazur, Henke Dietmar, Hans-Juergen Thees
-
Publication number: 20130234336Abstract: Processes for forming integrated circuits and integrated circuits formed thereby are provided in which a first dielectric layer including a first dielectric material is formed on an underlying substrate. A first etch mask having at least two patterned recesses is patterned over the first dielectric layer. At least one first-level via is etched in the first dielectric layer through one patterned recess in the first etch mask with a first etchant, and the first-level via is filled with electrically-conductive material. A second dielectric layer including a second dielectric material is formed over the first dielectric layer. A second etch mask having patterned recesses corresponding to the patterned recesses of the first etch mask is patterned over the second dielectric layer. Second-level vias are etched in the second dielectric layer through the patterned recesses in the second etch mask with a second etchant and exposed to the first etchant.Type: ApplicationFiled: March 12, 2012Publication date: September 12, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Ralf Richter, Hans-Jürgen Thees