Patents by Inventor Heike E. Riel
Heike E. Riel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8754401Abstract: An Impact Ionization Field-Effect Transistor (I-MOS) device in which device degradation caused by hot carrier injection into a gate oxide is prevented. The device includes source, drain, and gate contacts, and a channel between the source and the drain. The channel has a dimension normal to the direction of a charge carrier transport in the channel such that the energy separation of the first two sub-bands equals or exceeds the effective energy band gap of the channel material.Type: GrantFiled: August 30, 2010Date of Patent: June 17, 2014Assignee: International Business Machines CorporationInventors: Mikael T Bjoerk, Oliver Hayden, Joachim Knoch, Emanuel Loertscher, Heike E Riel, Walter Heinrich Riess, Heinz Schmid
-
Patent number: 8680510Abstract: A method of forming a semiconductor is provided and includes patterning a pad and a nanowire onto a wafer, the nanowire being substantially perpendicular with a pad sidewall and substantially parallel with a wafer surface and epitaxially growing on an outer surface of the nanowire a secondary layer of semiconductor material, which is lattice mismatched with respect to a material of the nanowire and substantially free of defects.Type: GrantFiled: June 28, 2010Date of Patent: March 25, 2014Assignee: International Business Machines CorporationInventors: Sarunya Bangsaruntip, Mikael Bjoerk, Guy M. Cohen, Heike E. Riel, Heinz Schmid
-
Publication number: 20140060601Abstract: A thermoelectric element includes a body formed of a single thermoelectric material and extending in a first direction along which a thermal gradient is established in thermoelectric operation, wherein the body has at least first and second adjacent sections in the first direction; at least one of the sections is subject to stress which is applied to that section substantially all around a central axis of the body in the first direction; and the arrangement is such that the stress results in different strain in the first and second sections producing an energy barrier in the body to enhance thermoelectric operation.Type: ApplicationFiled: August 14, 2013Publication date: March 6, 2014Applicant: International Business Machines CorporationInventors: Bernd W. Gotsmann, Siegfried F. Karg, Heike E. Riel
-
Publication number: 20130228751Abstract: A method of forming nanowire devices. The method includes forming a stressor layer circumferentially surrounding a semiconductor nanowire. The method is performed such that, due to the stressor layer, the nanowire is subjected to at least one of radial and longitudinal strain to enhance carrier mobility in the nanowire. Radial and longitudinal strain components can be used separately or together and can each be made tensile or compressive, allowing formulation of desired strain characteristics for enhanced conductivity in the nanowire of a given device.Type: ApplicationFiled: November 2, 2011Publication date: September 5, 2013Inventors: Bernd W Gotsmann, Siegfried F. Karg, Heike E. Riel
-
Publication number: 20130058827Abstract: A method for producing a mono-crystalline sheet includes providing at least two aperture elements forming a gap in between; providing a molten alloy including silicon in the gap; providing a gaseous precursor medium comprising silicon in the vicinity of the molten alloy; providing a silicon nucleation crystal in the vicinity of the molten alloy; and bringing in contact said silicon nucleation crystal and the molten alloy. A device for producing a mono-crystalline sheet includes at least two aperture elements at a predetermined distance from each other, thereby forming a gap, and being adapted to be heated for holding a molten alloy including silicon by surface tension in the gap between the aperture elements; a precursor gas supply supplies a gaseous precursor medium comprising silicon in the vicinity of the molten alloy; and a positioning device for holding and moving a nucleation crystal in the vicinity of the molten alloy.Type: ApplicationFiled: May 23, 2011Publication date: March 7, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mikael T. Bjoerk, Heike E. Riel, Heinz Schmid
-
Publication number: 20120280292Abstract: A semiconductor device and a method for fabricating the semiconductor device. The device includes: a doped semiconductor having a source region, a drain region, a channel between the source and drain regions, and an extension region between the channel and each of the source and drain regions; a gate formed on the channel; and a screening coating on each of the extension regions. The screening coating includes: (i) an insulating layer that has a dielectric constant that is no greater than about half that of the extension regions and is formed directly on the extension regions, and (ii) a screening layer on the insulating layer, where the screening layer screens the dopant ionization potential in the extension regions to inhibit dopant deactivation.Type: ApplicationFiled: October 18, 2010Publication date: November 8, 2012Applicant: International Business Machines CorporationInventors: Mikael T. Bjoerk, Joachim Knoch, Heike E. Riel, Walter Heinrich Riess, Heinz Schmid
-
Patent number: 8288803Abstract: An indirectly induced tunnel emitter for a tunneling field effect transistor (TFET) structure includes an outer sheath that at least partially surrounds an elongated core element, the elongated core element formed from a first semiconductor material; an insulator layer disposed between the outer sheath and the core element; the outer sheath disposed at a location corresponding to a source region of the TFET structure; and a source contact that shorts the outer sheath to the core element; wherein the outer sheath is configured to introduce a carrier concentration in the source region of the core element sufficient for tunneling into a channel region of the TFET structure during an on state.Type: GrantFiled: August 31, 2009Date of Patent: October 16, 2012Assignee: International Business Machines CorporationInventors: Mikael T. Bjoerk, Siegfried F. Karg, Joachim Knoch, Heike E. Riel, Walter H. Riess, Paul M. Solomon
-
Patent number: 8212269Abstract: The present invention is directed to an organic light emitting device (OLED) including a first electrode, a second electrode, at least one layer of organic material arranged between the first electrode and the second electrode, and a dielectric capping layer arranged on the second electrode opposite to the first electrode, wherein the capping layer comprises an outer surface, opposite to the second electrode, for emission of light generated in the at least one layer of organic material. The capping layer has the effect that a reflectance of external light is reduced whereas outcoupling of the light generated in the at least one layer of organic material through the capping layer is increased.Type: GrantFiled: October 21, 2005Date of Patent: July 3, 2012Assignee: International Business Machines CorporationInventors: Siegfried F. Karg, Hajime Nakamura, Heike E. Riel, Walter H. Riess, Constance Rost-Bietsch
-
Patent number: 8193524Abstract: An electronic device and method of manufacturing the device. The device includes a semiconducting region, which can be a nanowire, a first contact electrically coupled to the semiconducting region, and at least one second contact capacitively coupled to the semiconducting region. At least a portion of the semiconducting region between the first contact and the second contact is covered with a dipole layer. The dipole layer can act as a local gate on the semiconducting region to enhance the electric properties of the device.Type: GrantFiled: September 22, 2009Date of Patent: June 5, 2012Assignee: International Business Machines CorporationInventors: Mikael T Bjoerk, Joachim Knoch, Heike E Riel, Walter Heinrich Riess, Heinz Schmid
-
Patent number: 8129763Abstract: A MOS device includes first and second source/drains spaced apart relative to one another. A channel is formed in the device between the first and second source/drains. A gate is formed in the device between the first and second source/drains and proximate the channel, the gate being electrically isolated from the first and second source/drains and the channel. The gate is configured to control a conduction of the channel as a function of a potential applied to the gate. The MOS device further includes an energy filter formed between the first source/drain and the channel. The energy filter includes a superlattice structure wherein a mini-band is formed. The energy filter is operative to control an injection of carriers from the first source/drain into the channel. The energy filter, in combination with the first source/drain, is configured to produce an effective zero-Kelvin first source/drain.Type: GrantFiled: February 7, 2008Date of Patent: March 6, 2012Assignee: International Business Machines CorporationInventors: Mikael T. Bjoerk, Siegfried F. Karg, Joachim Knoch, Heike E. Riel, Walter H. Riess, Heinz Schmid
-
Publication number: 20110315953Abstract: A method of forming a semiconductor is provided and includes patterning a pad and a nanowire onto a wafer, the nanowire being substantially perpendicular with a pad sidewall and substantially parallel with a wafer surface and epitaxially growing on an outer surface of the nanowire a secondary layer of semiconductor material, which is lattice mismatched with respect to a material of the nanowire and substantially free of defects.Type: ApplicationFiled: June 28, 2010Publication date: December 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sarunya Bangsaruntip, Mikael Bjoerk, Guy M. Cohen, Heike E. Riel, Heinz Schmid
-
Patent number: 8053037Abstract: A device for patterning structures on a substrate includes an imaging device having a scanning tip, a light emitting device, and a space around the scanning tip. The space comprises a vapor of a material which is suitable for Chemical Vapor Deposition onto the substrate when decomposed. The light emitting device is adapted to emit a light beam, which has an intensity not capable to decompose the vapor, onto the scanning tip in such a way that an electromagnetic field induced by the light beam near the scanning tip is high enough to decompose the vapor.Type: GrantFiled: November 9, 2004Date of Patent: November 8, 2011Assignee: International Business Machines CorporationInventors: Siegfried F. Karg, Roland Germann, Heike E. Riel, Walter Heinrich Riess, Reto Schlittler
-
Patent number: 8049207Abstract: A method for manufacturing an organic electronic device including a stack of layers including a release layer, the stack having a lateral structure on a substrate, at least one of the layers being an organic material layer. A method includes with the step of providing a stamp with at least one protrusion of the surface area corresponding to the lateral structure. The stack of layers is deposited with a first face on the surface area of the protrusion of the stamp. A second face of the stack that is opposite to the first face is brought into adhesive contact with the substrate. The stamp is released from the stack.Type: GrantFiled: October 3, 2007Date of Patent: November 1, 2011Assignee: International Business Machines CorporationInventors: Siegfried F. Karg, Bruno Michel, Heike E. Riel, Walter H. Riess
-
Patent number: 8022447Abstract: A MOS device includes first and second source/drains spaced apart relative to one another. A channel is formed in the device between the first and second source/drains. A gate is formed in the device between the first and second source/drains and proximate the channel, the gate being electrically isolated from the first and second source/drains and the channel. The gate is configured to control a conduction of the channel as a function of a potential applied to the gate. The MOS device further includes an energy filter formed between the first source/drain and the channel. The energy filter includes an impurity band operative to control an injection of carriers from the first source/drain into the channel.Type: GrantFiled: July 16, 2009Date of Patent: September 20, 2011Assignee: International Business Machines CorporationInventors: Mikael T. Bjoerk, Siegfried F. Karg, Joachim Knoch, Heike E. Riel, Walter H. Riess, Heinz Schmid
-
Patent number: 7947580Abstract: A method for the fabrication of a semiconductor structure that includes areas that have different crystalline orientation and semiconductor structure formed thereby. The disclosed method allows fabrication of a semiconductor structure that has areas of different semiconducting materials. The method employs templated crystal growth using a Vapor-Liquid-Solid (VLS) growth process. A silicon semiconductor substrate having a first crystal orientation direction is etched to have an array of holes into its surface. A separation layer is formed on the inner surface of the hole for appropriate applications. A growth catalyst is placed at the bottom of the hole and a VLS crystal growth process is initiated to form a nanowire. The resultant nanowire crystal has a second different crystal orientation which is templated by the geometry of the hole.Type: GrantFiled: December 10, 2008Date of Patent: May 24, 2011Assignee: International Business Machines CorporationInventors: Mikael T. Bjoerk, Oliver Hayden, Heike E. Riel, Walter Heinrich Riess, Heinz Schmid
-
Publication number: 20110049476Abstract: An Impact Ionization Field-Effect Transistor (I-MOS) device in which device degradation caused by hot carrier injection into a gate oxide is prevented. The device includes source, drain, and gate contacts, and a channel between the source and the drain. The channel has a dimension normal to the direction of a charge carrier transport in the channel such that the energy separation of the first two sub-bands equals or exceeds the effective energy band gap of the channel material.Type: ApplicationFiled: August 30, 2010Publication date: March 3, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mikael T. Bjoerk, Oliver Hayden, Joachim Knoch, Emanuel Loertscher, Heike E. Riel, Walter Heinrich Riess, Heinz Schmid
-
Patent number: 7759729Abstract: A MOS device includes first and second source/drains spaced apart relative to one another. A channel is formed in the device between the first and second source/drains. A gate is formed in the device between the first and second source/drains and proximate the channel, the gate being electrically isolated from the first and second source/drains and the channel. The gate is configured to control a conduction of the channel as a function of a potential applied to the gate. The MOS device further includes an energy filter formed between the first source/drain and the channel. The energy filter includes an impurity band operative to control an injection of carriers from the first source/drain into the channel.Type: GrantFiled: February 7, 2008Date of Patent: July 20, 2010Assignee: International Business Machines CorporationInventors: Mikael T. Bjoerk, Siegfried F. Karg, Joachim Knoch, Heike E. Riel, Walter H. Riess, Heinz Schmid
-
Patent number: 7686886Abstract: A method for forming a structure of a desired cross-section on a substrate is provided. The method provides a seed structure comprising at least one support layer on the substrate. The support layer has a geometric shape related to the desired cross-section of the structure and is diffusive to a precursor constituent. The method further includes growing the structure by supplying at least one precursor constituent on the substrate. The desired cross-section of the structure is defined by the geometric shape of at least one support layer.Type: GrantFiled: September 26, 2006Date of Patent: March 30, 2010Assignee: International Business Machines CorporationInventors: Walter H Riess, Heike E Riel, Siegfried F Karg, Heinz Schmid
-
Publication number: 20100072460Abstract: An electronic device and method of manufacturing the device. The device includes a semiconducting region, which can be a nanowire, a first contact electrically coupled to the semiconducting region, and at least one second contact capacitively coupled to the semiconducting region. At least a portion of the semiconducting region between the first contact and the second contact is covered with a dipole layer. The dipole layer can act as a local gate on the semiconducting region to enhance the electric properties of the device.Type: ApplicationFiled: September 22, 2009Publication date: March 25, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mikael T. Bjoerk, Joachim Knoch, Heike E. Riel, Walter Heinrich Riess, Heinz Schmid
-
Publication number: 20100001301Abstract: The present invention is directed to an organic light emitting device (OLED) including a first electrode, a second electrode, at least one layer of organic material arranged between the first electrode and the second electrode, and a dielectric capping layer arranged on the second electrode opposite to the first electrode, wherein the capping layer comprises an outer surface, opposite to the second electrode, for emission of light generated in the at least one layer of organic material. The capping layer has the effect that a reflectance of external light is reduced whereas outcoupling of the light generated in the at least one layer of organic material through the capping layer is increased.Type: ApplicationFiled: October 21, 2005Publication date: January 7, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Siegfried F. Karg, Hajime Nakamura, Heike E. Riel, Walter H. Riess, Constance Rost-Bietsch