Patents by Inventor Hiroaki Kameyama
Hiroaki Kameyama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10516628Abstract: A transfer device includes a memory and a processor configured to, when a plurality of packets are received from a client apparatus, register each of identifiers uniquely identifying each of the plurality of packets into sequence information in a reception order of the plurality of packets, when a first packet is received from the client apparatus, transmit the first packet to a destination apparatus and specify first identifier of a second packet next to the first packet in accordance with an order of the identifiers registered in the sequence information, and transmit the second packet corresponding to the specified first identifier to the destination apparatus.Type: GrantFiled: April 24, 2018Date of Patent: December 24, 2019Assignee: FUJITSU LIMITEDInventors: Shinichi Sazawa, Hiroaki Kameyama
-
Publication number: 20190230184Abstract: A communication device includes a memory and a processor. The processor is configured to extract first division data from transmission data when transmitting the transmission data. The processor is configured to store, as held data, the first division data in the memory in association with first identification information that identifies the transmission data. The processor is configured to transmit, to a communication destination, a first transmission packet including the transmission data and information that identifies the held data to cause the communication destination to store second division data which is not included in the held data, among the transmission data in association with the first identification information.Type: ApplicationFiled: April 1, 2019Publication date: July 25, 2019Applicant: FUJITSU LIMITEDInventors: Hiroaki KAMEYAMA, Shinichi Sazawa, Masayoshi Hashima
-
Publication number: 20190173785Abstract: A communication relay device receives a packet transmitted from a first communication device to a second communication device and forwards the packet to a correspondent communication relay device. The communication relay device includes: a processor and a communication processor. The processor extracts, from a request packet that requests a connection to the second communication device, a first identifier for indicating the first communication device, when the communication relay device receives the request packet from the first communication device, and generates configuration information including the first identifier.Type: ApplicationFiled: November 6, 2018Publication date: June 6, 2019Applicant: FUJITSU LIMITEDInventors: HIROAKI KAMEYAMA, Shinichi Sazawa, Tomoyuki Furutono
-
Publication number: 20190166053Abstract: A communication device that is used in a multi-point communication includes: a receiver, a processor and a transmitter. The receiver receives, from a target communication device included among one or more destination communication devices of the communication device, information that indicates a reception bandwidth allocated to a data transmission conducted from the communication device to the target communication device. The processor calculates a transmission bandwidth to be allocated to the data transmission conducted from the communication device to the target communication device according to information relating to the one or more destination communication devices. The transmitter transmits data to the target communication device at a rate that does not exceed an upper limit transmission rate. The upper limit transmission rate is determined according to a smaller one of values of the reception bandwidth and the transmission bandwidth.Type: ApplicationFiled: October 5, 2018Publication date: May 30, 2019Applicant: FUJITSU LIMITEDInventors: HIROAKI KAMEYAMA, Shinichi Sazawa
-
Patent number: 10185496Abstract: A reception-side apparatus determines whether or not data duplicating a part of received data from a transmission-side apparatus is stored in the first storage that stores first data which has been received, and notifies, when data duplicating a part of the received data is stored in the first storage, the transmission-side apparatus of prediction information on duplicate reception of the first data. A transmission-side apparatus compares, when the prediction information is received, second data to be transmitted and a part of the first data in a second storage that stores the first data which has been transmitted based on the prediction information, determines whether or not there is a first part of the first data matching the second data in the second storage, and transmits, when there is the first part of the first data in the second storage, outline information on the second data.Type: GrantFiled: February 22, 2017Date of Patent: January 22, 2019Assignee: FUJITSU LIMITEDInventors: Shinichi Sazawa, Hiroaki Kameyama
-
Publication number: 20190014189Abstract: A relay device includes a first relay device connected to a server and a second relay device connected to a client. The first relay device includes a request unit that requests the server to prefetch data in response to a request from the client; a control unit that caches the data in a first cache; and a notification unit that requests the server to prefetch data in response to a current request from the client, and notifies the second relay device of a predetermined signal when the data matches the data cached in the first cache. The second cache of the second relay device caches a part of the data cached in the first cache. The response unit performs, detecting the predetermined signal, a proxy response to the client with the data cached in the second cache in response to a data request from the client.Type: ApplicationFiled: September 11, 2018Publication date: January 10, 2019Applicant: FUJITSU LIMITEDInventors: Hiroaki KAMEYAMA, Shinichi SAZAWA
-
Publication number: 20180241700Abstract: A transfer device includes a memory and a processor configured to, when a plurality of packets are received from a client apparatus, register each of identifiers uniquely identifying each of the plurality of packets into sequence information in a reception order of the plurality of packets, when a first packet is received from the client apparatus, transmit the first packet to a destination apparatus and specify first identifier of a second packet next to the first packet in accordance with an order of the identifiers registered in the sequence information, and transmit the second packet corresponding to the specified first identifier to the destination apparatus.Type: ApplicationFiled: April 24, 2018Publication date: August 23, 2018Applicant: FUJITSU LIMITEDInventors: Shinichi Sazawa, HIROAKI KAMEYAMA
-
Patent number: 10009561Abstract: In a period in which a pixel signal of another pixel is read out from the pixel, a transistor connected to a floating diffusion region of a pixel not performing reading out of a pixel signal from the pixel is turned off.Type: GrantFiled: November 21, 2016Date of Patent: June 26, 2018Assignee: CANON KABUSHIKI KAISHAInventors: Hiroki Hiyama, Hiroaki Kameyama, Yasuji Ikeda, Kazuhiro Sonoda, Hideo Kobayashi
-
Publication number: 20180146073Abstract: A device includes a transmission/reception unit configured to receive a packet transmitted from a communication device to a destination device, a control unit configured to separate data received through the packet into transmission data and control information, a replacement process unit configured to generate replacement data resulting from replacing data associated with an identifier with the identifier in the transmission data when data that has been transmitted toward the destination device in association with the identifier is included, and a transmission unit configured to transfer the replacement data toward the destination device, wherein the control unit generates connected data resulting from connecting respective pieces of data obtained by removing the control information from the data, and discards the control information, and the replacement process unit generates the replacement data by replacing data associated with the identifier with the identifier in the connected data.Type: ApplicationFiled: November 2, 2017Publication date: May 24, 2018Applicant: FUJITSU LIMITEDInventors: HIROAKI KAMEYAMA, Shinichi Sazawa
-
Patent number: 9979916Abstract: An imaging apparatus includes: a first signal processing circuit arranged in a first direction to process a signal from a first group of pixels; a second signal processing circuit arranged in a second direction to process a signal from a second group of pixels; a first external connecting terminal arranged in the first direction to supply a first potential to the first signal processing circuit; a second external connecting terminal arranged in the second direction to supply the first potential to the second signal processing circuit; a third external connecting terminal arranged in the first direction to supply a second potential to the first group of pixels; and a fourth external connecting terminal arranged in the second direction to supply the second potential to the second group of pixels.Type: GrantFiled: November 2, 2015Date of Patent: May 22, 2018Assignee: CANON KABUSHIKI KAISHAInventors: Hiroki Hiyama, Takamasa Sakuragi, Junji Iwata, Hiroaki Kameyama, Tomoya Kumagai, Keisuke Ota
-
Patent number: 9906748Abstract: After a signal level of a digital signal is changed in a period in which a plurality of memories is sampling the digital signal, a signal for causing the plurality of memories to hold the digital signal being sampled by the plurality of memories is supplied to the plurality of memories.Type: GrantFiled: June 3, 2015Date of Patent: February 27, 2018Assignee: Canon Kabushiki KaishaInventors: Hiroaki Kameyama, Hiroki Hiyama, Kohichi Nakamura
-
Patent number: 9876608Abstract: In an encoding method, data segments and encoding information which indicates encoding patterns each representing a set of data segments used for a predetermined encoding calculation are acquired. An encoded data piece is generated by performing the predetermined encoding calculation based on each encoding pattern, and is stored in the memory. A first encoding pattern for generating the encoded data piece is compared to a second encoding pattern for a next encoding calculation, and the next encoding calculation is performed by using the encoded data piece corresponding to the first encoding pattern when at least a part of the second pattern is common with the first encoding pattern.Type: GrantFiled: March 25, 2016Date of Patent: January 23, 2018Assignee: FUJITSU LIMITEDInventors: Hiroaki Kameyama, Shinichi Sazawa, Hiroyuki Higuchi
-
Patent number: 9866351Abstract: A network includes first through third communication apparatuses. The second communication apparatus identifies, from packets received from the first communication apparatus, forwarding packets that are packets to be transmitted to the third communication apparatus, and measures the interval in receiving the forwarding packets. The second communication apparatus forwards the forwarding packets to the third communication apparatus. The second communication apparatus receives report information that reports the reception state of forwarding packets from the third communication apparatus, and uses the report information to select target packets that are packets for which success of reception has not been reported from the third communication apparatus in the packets that were forwarded to the third communication apparatus.Type: GrantFiled: August 10, 2015Date of Patent: January 9, 2018Assignee: FUJITSU LIMITEDInventors: Shinichi Sazawa, Yuichi Sato, Hiroaki Kameyama
-
Patent number: 9800815Abstract: An image pickup apparatus includes a plurality of pixels arranged in rows and columns, a plurality of comparators, each of the comparators including a switch for controlling an operation, a signal line which is provided commonly to the switches of the plurality of comparators and through which a control signal for controlling the switches of the plurality of comparators is supplied, a control signal generation unit, and a signal line control unit configured to control an electric potential of the signal line to be set as a fixed electric potential.Type: GrantFiled: November 30, 2015Date of Patent: October 24, 2017Assignee: CANON KABUSHIKI KAISHAInventors: Kohichi Nakamura, Tetsuya Itano, Hiroki Hiyama, Hiroaki Kameyama, Kazuhiro Saito
-
Publication number: 20170300268Abstract: A communication device performs data transfer from a first device holding a data group to a second device that stores received data as a record of transfer. The communication device includes a storage that stores transmitted data as a record of transfer, and a processor configured to acquire, from the first device, data matching a predetermined condition among the data group, stores first data that is not retained in the storage, among the acquired data, in the storage, transmit the first data to the second device, and transmit, to the second device, when transfer of the first data from the first device to the second device is started in response to an acquisition request for the first data, identification information of the first data having a smaller size than the first data.Type: ApplicationFiled: July 5, 2017Publication date: October 19, 2017Applicant: FUJITSU LIMITEDInventors: Hiroaki Kameyama, Shinichi Sazawa, Masayoshi Hashima
-
Publication number: 20170195083Abstract: An information processing apparatus includes a memory and a processor configured to: generate a packet in which one coded data block is stored in a case where the size of the coded data block created from transmission data according to an error correcting code is larger than a predetermined threshold and smaller than a maximum length of the packet, and generate a packet in which a plurality of coded data blocks are stored in a case where the size of the coded data block is equal to or smaller than the predetermined threshold, and transmit a generated packet.Type: ApplicationFiled: March 22, 2017Publication date: July 6, 2017Applicant: FUJITSU LIMITEDInventors: Hiroaki Kameyama, Shinichi Sazawa
-
Publication number: 20170150075Abstract: In a period in which a pixel signal of another pixel is read out from the pixel, a transistor connected to a floating diffusion region of a pixel not performing reading out of a pixel signal from the pixel is turned off.Type: ApplicationFiled: November 21, 2016Publication date: May 25, 2017Inventors: Hiroki Hiyama, Hiroaki Kameyama, Yasuji Ikeda, Kazuhiro Sonoda, Hideo Kobayashi
-
Patent number: 9602753Abstract: A solid-state imaging apparatus includes: a comparator comparing a signal output from pixels with a reference signal of which level changes dependent on time; a plurality of first bit storage units and a plurality of second bit storage units holding, bit by bit, a count signal of the plurality of bits from a counter, according to a write control signal based on a result of the comparing by the comparator; and a control unit arranged between the comparator and the first and second bit storage units, and adjusting a delay time of the write control signal. An order of lengths of the delay time of the count signal held by the first and second bit storage units is the same as an order of lengths of the delay time of the write control signal of the first and second bit storage units.Type: GrantFiled: February 10, 2015Date of Patent: March 21, 2017Assignee: CANON KABUSHIKI KAISHAInventors: Kazuhiro Saito, Hiroaki Kameyama, Kohichi Nakamura
-
Patent number: 9509931Abstract: A solid-state imaging apparatus, comprising a pixel array in which a plurality of pixels are arrayed, a plurality of processing units, forming a plurality of groups each including two or more processing units, an output line, a power supply line, a plurality of signal lines corresponding to the plurality of groups and connecting output nodes of the two or more processing units in the corresponding group, a plurality of connecting units provided between the output line and the plurality of signal lines, and a control unit configured to control the plurality of processing units and the plurality of connecting units based on a group including the two or more processing units being to output signals.Type: GrantFiled: March 20, 2015Date of Patent: November 29, 2016Assignee: Canon Kabushiki KaishaInventors: Hideo Kobayashi, Hiroki Hiyama, Kazuo Yamazaki, Hiroaki Kameyama
-
Patent number: 9448109Abstract: An analog-to-digital conversion circuit includes: a plurality of comparators comparing an analog signal with a reference signal; a counter generating a count signal having a plurality of bits in Gray code; a plurality of first signal wirings each transmitting one of bits of the count signal from the counter to the plurality of memories each having a plurality of bit memories; and a plurality of second signal wirings, each connecting between the bit memories of the plurality of memories. Each of the second signal wirings is connected to one of the plurality of first signal wirings, and the first signal wirings and/or the second signal wirings include a signal wiring transmitting a signal of least significant bit in the count signal arranged between the plurality of other signal wirings each transmitting a signal of a bit different from the least significant bit in the count signal.Type: GrantFiled: September 29, 2015Date of Patent: September 20, 2016Assignee: CANON KABUSHIKI KAISHAInventor: Hiroaki Kameyama