Patents by Inventor Hiroaki Kameyama
Hiroaki Kameyama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9407847Abstract: Provided is a solid state imaging apparatus including: a writing memory selecting unit connected between a plurality of vertical output lines and a plurality of memories, configured to selectively store a signal transmitted from at least one of the plurality of vertical output lines into at least one of the plurality of memories; a plurality of horizontal scanning channels configured to input the signals stored in the plurality of memories; and a reading memory selecting unit connected between the plurality of memories and the plurality of horizontal scanning channels, configured to selectively output the signal stored in the at least one of the plurality of memories to at least one of the plurality of horizontal scanning channels. The reading memory selecting unit is configured to output the signals in an order corresponding to spatial arrangement of photoelectric conversion elements.Type: GrantFiled: January 7, 2015Date of Patent: August 2, 2016Assignee: CANON KABUSHIKI KAISHAInventors: Yu Maehashi, Hiroaki Kameyama, Hideo Kobayashi, Kazuo Yamazaki
-
Publication number: 20160211942Abstract: There is provided a program causing a computer to perform a procedure. The computer includes memory storing segments created by dividing transmission data and encoding information including encoding patterns representing combinations of the segments. The procedure includes generating, for each encoding pattern, an encoded data piece by performing an operation on the combination of the segments corresponding to the encoding pattern, and storing the encoded data piece in the memory; and performing, when part of the segment combination represented by a second pattern, which is an encoding pattern corresponding to targets of the operation, includes the segment combination represented by a first pattern, which is the encoding pattern corresponding to an encoded data piece stored in the memory, the operation using the encoded data piece corresponding to the first pattern.Type: ApplicationFiled: March 25, 2016Publication date: July 21, 2016Applicant: FUJITSU LIMITEDInventors: HIROAKI KAMEYAMA, Shinichi Sazawa, Hiroyuki Higuchi
-
Publication number: 20160156866Abstract: An image pickup apparatus includes a plurality of pixels arranged in rows and columns, a plurality of comparators, each of the comparators including a switch for controlling an operation, a signal line which is provided commonly to the switches of the plurality of comparators and through which a control signal for controlling the switches of the plurality of comparators is supplied, a control signal generation unit, and a signal line control unit configured to control an electric potential of the signal line to be set as a fixed electric potential.Type: ApplicationFiled: November 30, 2015Publication date: June 2, 2016Inventors: Kohichi Nakamura, Tetsuya Itano, Hiroki Hiyama, Hiroaki Kameyama, Kazuhiro Saito
-
Publication number: 20160150176Abstract: An imaging apparatus includes: a first signal processing circuit arranged in a first direction to process a signal from a first group of pixels; a second signal processing circuit arranged in a second direction to process a signal from a second group of pixels; a first external connecting terminal arranged in the first direction to supply a first potential to the first signal processing circuit; a second external connecting terminal arranged in the second direction to supply the first potential to the second signal processing circuit; a third external connecting terminal arranged in the first direction to supply a second potential to the first group of pixels; and a fourth external connecting terminal arranged in the second direction to supply the second potential to the second group of pixels.Type: ApplicationFiled: November 2, 2015Publication date: May 26, 2016Inventors: Hiroki Hiyama, Takamasa Sakuragi, Junji Iwata, Hiroaki Kameyama, Tomoya Kumagai, Keisuke Ota
-
Publication number: 20160116333Abstract: An analog-to-digital conversion circuit includes: a plurality of comparators comparing an analog signal with a reference signal; a counter generating a count signal having a plurality of bits in Gray code; a plurality of first signal wirings each transmitting one of bits of the count signal from the counter to the plurality of memories each having a plurality of bit memories; and a plurality of second signal wirings, each connecting between the bit memories of the plurality of memories. Each of the second signal wirings is connected to one of the plurality of first signal wirings, and the first signal wirings and/or the second signal wirings include a signal wiring transmitting a signal of least significant bit in the count signal arranged between the plurality of other signal wirings each transmitting a signal of a bit different from the least significant bit in the count signal.Type: ApplicationFiled: September 29, 2015Publication date: April 28, 2016Inventor: Hiroaki Kameyama
-
Patent number: 9308719Abstract: A board for a printhead mountable on a printing apparatus includes three terminals used for connection to the printing apparatus, a printing element, a driving circuit connected to the first terminal, an inspection circuit connected between the first terminal and the second terminal, and a resistance element connected between the second terminal and the third terminal. When an inspection signal is supplied from the printing apparatus to the first terminal, the inspection circuit outputs an output signal according to the inspection signal. When a control signal for performing printing is supplied from the printing apparatus to the first terminal, the driving circuit drives the printing element according to the control signal, and the inspection circuit sets the inspection circuit and the second terminal in an open state with each other.Type: GrantFiled: February 28, 2014Date of Patent: April 12, 2016Assignee: Canon Kabushiki KaishaInventors: Hiroaki Kameyama, Masanobu Ohmura
-
Publication number: 20160028980Abstract: After a signal level of a digital signal is changed in a period in which a plurality of memories is sampling the digital signal, a signal for causing the plurality of memories to hold the digital signal being sampled by the plurality of memories is supplied to the plurality of memories.Type: ApplicationFiled: June 3, 2015Publication date: January 28, 2016Inventors: Hiroaki Kameyama, Hiroki Hiyama, Kohichi Nakamura
-
Publication number: 20150349930Abstract: A network includes first through third communication apparatuses. The second communication apparatus identifies, from packets received from the first communication apparatus, forwarding packets that are packets to be transmitted to the third communication apparatus, and measures the interval in receiving the forwarding packets. The second communication apparatus forwards the forwarding packets to the third communication apparatus. The second communication apparatus receives report information that reports the reception state of forwarding packets from the third communication apparatus, and uses the report information to select target packets that are packets for which success of reception has not been reported from the third communication apparatus in the packets that were forwarded to the third communication apparatus.Type: ApplicationFiled: August 10, 2015Publication date: December 3, 2015Inventors: Shinichi SAZAWA, Yuichi SATO, Hiroaki KAMEYAMA
-
Patent number: 9172654Abstract: A transfer device increments a value of a phase ID at predetermined time intervals, and registers a packet ID of a transmitted data packet and a phase ID on a determination table in an associated manner. When having received a response packet from a receiving-side transfer device, the transfer device determines an unarrived packet on the basis of received packet IDs contained in the received response packet and packet IDs of transmitted data packets. Then, the transfer device determines whether a data packet corresponding to the unarrived packet is lost or on-the-fly from a relationship between a phase ID of the unarrived packet and the maximum phase contained in the received response packet, and retransmits the corresponding data packet only if it is lost.Type: GrantFiled: July 3, 2013Date of Patent: October 27, 2015Assignee: FUJITSU LIMITEDInventors: Shinichi Sazawa, Yuichi Sato, Hiroaki Kameyama, Daichi Shimada
-
Publication number: 20150281615Abstract: A solid-state imaging apparatus, comprising a pixel array in which a plurality of pixels are arrayed, a plurality of processing units, forming a plurality of groups each including two or more processing units, an output line, a power supply line, a plurality of signal lines corresponding to the plurality of groups and connecting output nodes of the two or more processing units in the corresponding group, a plurality of connecting units provided between the output line and the plurality of signal lines, and a control unit configured to control the plurality of processing units and the plurality of connecting units based on a group including the two or more processing units being to output signals.Type: ApplicationFiled: March 20, 2015Publication date: October 1, 2015Inventors: Hideo Kobayashi, Hiroki Hiyama, Kazuo Yamazaki, Hiroaki Kameyama
-
Publication number: 20150237286Abstract: A solid-state imaging apparatus includes: a comparator comparing a signal output from pixels with a reference signal of which level changes dependent on time; a plurality of first bit storage units and a plurality of second bit storage units holding, bit by bit, a count signal of the plurality of bits from a counter, according to a write control signal based on a result of the comparing by the comparator; and a control unit arranged between the comparator and the first and second bit storage units, and adjusting a delay time of the write control signal. An order of lengths of the delay time of the count signal held by the first and second bit storage units is the same as an order of lengths of the delay time of the write control signal of the first and second bit storage units.Type: ApplicationFiled: February 10, 2015Publication date: August 20, 2015Inventors: Kazuhiro Saito, Hiroaki Kameyama, Kohichi Nakamura
-
Publication number: 20150215561Abstract: Provided is a solid state imaging apparatus including: a writing memory selecting unit connected between a plurality of vertical output lines and a plurality of memories, configured to selectively store a signal transmitted from at least one of the plurality of vertical output lines into at least one of the plurality of memories; a plurality of horizontal scanning channels configured to input the signals stored in the plurality of memories; and a reading memory selecting unit connected between the plurality of memories and the plurality of horizontal scanning channels, configured to selectively output the signal stored in the at least one of the plurality of memories to at least one of the plurality of horizontal scanning channels. The reading memory selecting unit is configured to output the signals in an order corresponding to spatial arrangement of photoelectric conversion elements.Type: ApplicationFiled: January 7, 2015Publication date: July 30, 2015Inventors: Yu Maehashi, Hiroaki Kameyama, Hideo Kobayashi, Kazuo Yamazaki
-
Semiconductor device, liquid discharge head, liquid discharge head cartridge, and printing apparatus
Patent number: 9085135Abstract: A semiconductor device for controlling discharge of a liquid includes a power supply terminal, a ground terminal, driving portions arranged along a straight line between the power supply terminal and the ground terminal to discharge a liquid, a power supply line extending along the straight line from the power supply terminal to supply a power supply voltage to the driving portions, and a ground line extending along the straight line from the ground terminal to supply a ground voltage to the driving portions. A width of the power supply line in a direction perpendicular to the straight line continuously or gradually decreases away from the power supply terminal, and a width of the ground line in the direction continuously or gradually decreases away from the ground terminal.Type: GrantFiled: October 30, 2013Date of Patent: July 21, 2015Assignee: Canon Kabushiki KaishaInventors: Kazunari Fujii, Hiroaki Kameyama -
Patent number: 8947494Abstract: A pointer information processing device includes a memory and a processor coupled to the memory. The processor executes a process including acquiring a position of a conference participant in a first image captured toward the conference participant, detecting a light-emitting point of a laser pointer, detecting a radiated point of the laser pointer, identifying the conference participant that is using the laser pointer having the light-emitting point by comparing a position of the detected light-emitting point within the first image to the acquired position of the conference participant, associating the detected light-emitting point with the detected radiated point, and recording respective position information of the detected light-emitting point and the detected radiated point associated with each other at the associating and information about the conference participant identified at the identifying in the memory in an associated manner.Type: GrantFiled: October 22, 2012Date of Patent: February 3, 2015Assignee: Fujitsu LimitedInventors: Hideki Abe, Hiroaki Kameyama, Masayoshi Hashima, Yuichi Sato
-
Patent number: 8938019Abstract: A data transmitting device includes a coded-data generating unit and a data transmitting unit. The coded-data generating unit divides transmission data by a predetermined number in accordance with a data size of the transmission data and then adds a redundant code to the divided transmission data at a predetermined ratio or adds the redundant code to the transmission data at the predetermined ratio so as to generate multiple blocks of coded data. The data transmitting unit groups together the multiple blocks of coded data generated by the coded-data generating unit into a number of blocks that are inserted into a transmission data block, which has a predetermined size, and then transmits the transmission data block.Type: GrantFiled: March 26, 2012Date of Patent: January 20, 2015Assignees: Fujitsu Limited, Fujitsu Ten LimitedInventors: Hiroaki Kameyama, Hidenori Gohhara
-
Publication number: 20140247299Abstract: A board for a printhead mountable on a printing apparatus includes three terminals used for connection to the printing apparatus, a printing element, a driving circuit connected to the first terminal, an inspection circuit connected between the first terminal and the second terminal, and a resistance element connected between the second terminal and the third terminal. When an inspection signal is supplied from the printing apparatus to the first terminal, the inspection circuit outputs an output signal according to the inspection signal. When a control signal for performing printing is supplied from the printing apparatus to the first terminal, the driving circuit drives the printing element according to the control signal, and the inspection circuit sets the inspection circuit and the second terminal in an open state with each other.Type: ApplicationFiled: February 28, 2014Publication date: September 4, 2014Applicant: CANON KABUSHIKI KAISHAInventors: Hiroaki Kameyama, Masanobu Ohmura
-
Patent number: 8812866Abstract: According to an aspect of an embodiment, a method comprises providing a matrix comprising m rows and n columns, each of the rows and columns comprising elements of zero and one, dividing data into n data blocks, associating each of the data blocks with each of the columns, calculating an exclusive-OR of selected data blocks in reference to one of the rows, the selected data blocks being determined by the element of one in the associated columns in the one of the rows, repeating the calculating in other rows and storing separately the calculated data resulting from the exclusive-OR of data blocks in association with the associated rows, respectively.Type: GrantFiled: February 13, 2008Date of Patent: August 19, 2014Assignee: Fujitsu LimitedInventors: Hiroaki Kameyama, Yuichi Sato, Shinichi Sazawa
-
SEMICONDUCTOR DEVICE, LIQUID DISCHARGE HEAD, LIQUID DISCHARGE HEAD CARTRIDGE, AND PRINTING APPARATUS
Publication number: 20140132655Abstract: A semiconductor device for controlling discharge of a liquid includes a power supply terminal, a ground terminal, driving portions arranged along a straight line between the power supply terminal and the ground terminal to discharge a liquid, a power supply line extending along the straight line from the power supply terminal to supply a power supply voltage to the driving portions, and a ground line extending along the straight line from the ground terminal to supply a ground voltage to the driving portions. A width of the power supply line in a direction perpendicular to the straight line continuously or gradually decreases away from the power supply terminal, and a width of the ground line in the direction continuously or gradually decreases away from the ground terminal.Type: ApplicationFiled: October 30, 2013Publication date: May 15, 2014Applicant: CANON KABUSHIKI KAISHAInventors: Kazunari Fujii, Hiroaki Kameyama -
Publication number: 20140071993Abstract: A transfer device increments a value of a phase ID at predetermined time intervals, and registers a packet ID of a transmitted data packet and a phase ID on a determination table in an associated manner. When having received a response packet from a receiving-side transfer device, the transfer device determines an unarrived packet on the basis of received packet IDs contained in the received response packet and packet IDs of transmitted data packets. Then, the transfer device determines whether a data packet corresponding to the unarrived packet is lost or on-the-fly from a relationship between a phase ID of the unarrived packet and the maximum phase contained in the received response packet, and retransmits the corresponding data packet only if it is lost.Type: ApplicationFiled: July 3, 2013Publication date: March 13, 2014Inventors: Shinichi Sazawa, YUICHI SATO, HIROAKI KAMEYAMA, Daichi Shimada
-
Patent number: 8510486Abstract: A data transfer device and method include obtaining a compression ratio and a compression speed of data for each of a plurality of compression levels, obtaining a compression ratio of data for each of the compression levels, adding a predicted time required for the compression and a predicted time required for the transfer of the data for each of the compression levels to determine a compression level for which the added predicted time is shortest, compressing the data to be transferred at the determined compression level and transferring the compressed to a transfer destination.Type: GrantFiled: November 20, 2009Date of Patent: August 13, 2013Assignee: Fujitsu LimitedInventors: Hiroaki Kameyama, Yuichi Sato