Patents by Inventor Hiroaki Naruse
Hiroaki Naruse has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150228683Abstract: A semiconductor device manufacturing method includes a step of forming a hole reaching a first insulating layer over a first conductive member; a step of forming a trench reaching a second insulating layer and in communication with the hole; a step of forming an opening exposing the first conductive member in the hole; and a step of forming a second conductive member connected to the first conductive member by embedding a conductive material in the opening, the hole, and the trench. The trench is formed under an etching condition such that the etching rate with respect to the second insulating layer is lower than the etching rate with respect to the third insulating layer.Type: ApplicationFiled: February 10, 2015Publication date: August 13, 2015Inventors: Aiko Kato, Yu Nishimura, Hiroaki Naruse, Keita Torii
-
Publication number: 20150189211Abstract: Each of a plurality of pixel circuits is an insulated gate transistor and includes a first kind transistor having a maximum value of a gate potential difference to be applied equal to or higher than a first value. Each of a plurality of analog signal processing circuits is an insulated gate transistor and includes a second kind transistor having a maximum value of a gate potential difference to be applied equal to or lower than a second value that is lower than the first value. Each of a plurality of analog signal processing circuits does not include an insulated gate transistor having a maximum value of a gate potential difference to be applied not higher than the second value.Type: ApplicationFiled: December 22, 2014Publication date: July 2, 2015Inventors: Kazuo Kokumai, Yusuke Onuki, Hiroaki Naruse, Masashi Kusukawa, Katsunori Hirota, Nobuyuki Endo, Kazuo Yamazaki, Hiroaki Kobayashi
-
Publication number: 20150155329Abstract: One portion of a first insulator film, which is positioned on a second semiconductor region, and another portion of the first insulator film, which is positioned on a third semiconductor region, are removed, while a first portion of the first insulator film, which is positioned on a first semiconductor region is remained, one portion of a second insulator film, which is positioned on the first semiconductor region, and another portion of the second insulator film, which is positioned on the second semiconductor region, are removed, while a second portion of the second insulator film, which is positioned on the third semiconductor region is remained, and a metal film that covers the first portion, the second semiconductor region, and the second portion, and the second semiconductor region are caused to react with each other and a metal compound layer is formed.Type: ApplicationFiled: December 2, 2014Publication date: June 4, 2015Inventors: Hiroaki Naruse, Tomoyuki Tamura, Atsushi Ogino
-
Publication number: 20150147843Abstract: A method of manufacturing a photoelectric conversion apparatus which includes a pixel circuit section having a well where a photoelectric conversion element and an amplification element configured to generate a signal based on an amount of charge generated in the photoelectric conversion element are arranged, and a peripheral circuit section having a MOS transistor. The method includes forming a dielectric film for covering the photoelectric conversion element, the amplification element, and a gate electrode of the MOS transistor and forming, by etching the dielectric film, a side spacer by remaining a portion of the dielectric film on a side surface of the gate electrode while protecting by a resist, wherein an opening is formed in the dielectric film of the pixel circuit section with the etching, and a contact for defining a potential of the well is formed through the opening.Type: ApplicationFiled: November 4, 2014Publication date: May 28, 2015Inventors: Yusuke Onuki, Hiroaki Naruse, Masashi Kusukawa, Katsunori Hirota
-
Publication number: 20150097219Abstract: An image capturing device includes an intermediate region located between a pixel circuit region and a peripheral circuit region and forming a boundary with the pixel circuit region and the peripheral circuit region. The pixel circuit region, the peripheral circuit region, and the intermediate region are provided with a semiconductor layer, a first wiring layer on the semiconductor layer, and a second wiring layer located away from the semiconductor layer relative to the first wiring layer. Pixel circuits and a peripheral circuit are connected via one of at least the first wiring layer and the second wiring layer in the intermediate region. The area occupancy of the one wiring layer in the intermediate region relative to a total area thereof is between 0.5 times and 1.5 times the area occupancy of the one wiring layer in the pixel circuit region relative to a total area thereof.Type: ApplicationFiled: October 6, 2014Publication date: April 9, 2015Inventors: Aiko Kato, Shingo Kitamura, Takehiro Toyoda, Hiroaki Naruse
-
Publication number: 20150097998Abstract: An imaging device includes a pixel circuit region that includes a plurality of pixel circuits arranged in an array therein and a plurality of light guide portions. The imaging device also includes a peripheral circuit region that is positioned at a periphery of the pixel circuit region and includes a peripheral circuit. The imaging device also includes an intermediate region that is positioned between the pixel circuit region and the peripheral circuit region, forms a boundary with the pixel circuit region and the peripheral circuit region, and includes a plurality of dummy light guide portions and a plurality of contacts through which a reference potential of the plurality of pixel circuits is supplied.Type: ApplicationFiled: October 3, 2014Publication date: April 9, 2015Inventors: Aiko Kato, Shingo Kitamura, Takehiro Toyoda, Hiroaki Naruse
-
Patent number: 8785290Abstract: A method for manufacturing a semiconductor device, the method comprising, forming an opening in an insulating layer, which is formed on a semiconductor substrate, using a photoresist pattern formed on the insulating layer as a mask, forming a first element isolation portion in the semiconductor substrate by implanting an ion into the semiconductor substrate using the photoresist pattern as a mask, forming a second element isolation portion, in the semiconductor substrate, whose outer edge is outside an outer edge of the opening, by implanting an ion into the semiconductor substrate through the opening, and forming a third element isolation portion, which is inside the outer edge of the second element isolation portion, by embedding an insulating member in the opening and removing the insulating layer.Type: GrantFiled: January 22, 2013Date of Patent: July 22, 2014Assignee: Canon Kabushiki KaishaInventor: Hiroaki Naruse
-
Patent number: 8698208Abstract: A manufacturing method of a photoelectric conversion device comprises a first step of forming a gate electrode, a second step of forming a semiconductor region of a first conductivity type, a third step of forming an insulation film, and a fourth step of forming a protection region of a second conductivity type, which is the opposite conductivity type to the first conductivity type, by implanting ions in the semiconductor region using the gate electrode of the transfer transistor and a portion covering a side face of the gate electrode of the transfer transistor of the insulation film as a mask in a state in which the semiconductor substrate and the gate electrode of the transfer transistor are covered by the insulation film, and causing a portion of the semiconductor region of the first conductivity type from which the protection region is removed to be the charge accumulation region.Type: GrantFiled: March 27, 2012Date of Patent: April 15, 2014Assignee: Canon Kabushiki KaishaInventors: Ryuichi Mishima, Mineo Shimotsusa, Hiroaki Naruse
-
Publication number: 20140045294Abstract: A substrate includes a first region having photoelectric conversion portions and a second region having an element included in a signal processing circuit. An insulator including first and second parts respectively arranged on the first and second regions is formed on the substrate. Openings are formed in the insulator and respectively superposed on the photoelectric conversion portions. A first member is formed in the openings and on the second part of the insulator after forming the openings. At least a portion of the first member arranged on the second region is removed. The first member is planarized after removing at least the portion of the first member. A second insulator is formed on the first and second regions after planarizing the first member. A through-hole is formed in a part of the second insulator. No planarization with grinding is performed after forming the second insulator and before forming the through-hole.Type: ApplicationFiled: August 5, 2013Publication date: February 13, 2014Applicant: CANON KABUSHIKI KAISHAInventors: Tadashi Sawayama, Takashi Usui, Akihiro Kawano, Hiroaki Naruse, Sho Suzuki, Takehito Okabe, Masatsugu Itahashi, Daisuke Uki
-
Publication number: 20140044390Abstract: An exemplary embodiment according to the present invention is an imaging device including a substrate in which a plurality of light receiving portions is arranged, an insulator configured to be arranged on the substrate, a plurality of first members configured to be arranged on the substrate so that each of projections of the plurality of first members on the substrate overlaps at least in part with any of the plurality of light receiving portions, and each of the plurality of first members sides is surrounded by the insulator, a second member configured to be arranged on the insulator and the plurality of first members, and a light shielding portion configured to be arranged in the second member.Type: ApplicationFiled: August 2, 2013Publication date: February 13, 2014Applicant: CANON KABUSHIKI KAISHAInventor: Hiroaki Naruse
-
Patent number: 8553125Abstract: A solid-state image sensor having a pixel array area where a plurality of pixels are arranged, and a peripheral circuit area, each pixel including a photoelectric converter, and a transfer gate electrode which forms a channel for transferring charges generated by the photoelectric converter to a floating diffusion portion, comprises a first insulating film arranged to cover an upper surface of the photoelectric converter, at least part of an upper surface of the transfer gate electrode, and a side surface of the transfer gate electrode, a second insulating film arranged on a gate electrode of a MOS transistor arranged in the peripheral circuit area, and an interlayer insulating film arranged in contact with the first insulating film and the second insulating film.Type: GrantFiled: June 14, 2011Date of Patent: October 8, 2013Assignee: Canon Kabushiki KaishaInventors: Takeshi Akiyama, Hiroaki Naruse, Junji Iwata, Yasushi Matsuno
-
Patent number: 8411187Abstract: A photoelectric conversion device includes a photoelectric conversion region having a plurality of photoelectric conversion elements and a first MOS transistor configured to read a signal in response to an electric charge of each photoelectric conversion element; and a peripheral circuit region having a second MOS transistor configured to drive the first MOS transistor and/or amplify the signal read from the photoelectric conversion region, the photoelectric conversion region and the peripheral circuit region being located on the same semiconductor substrate, wherein an impurity concentration in a drain of the first MOS transistor is lower than an impurity concentration in a drain of the second MOS transistor.Type: GrantFiled: March 4, 2011Date of Patent: April 2, 2013Assignee: Canon Kabushiki KaishaInventors: Takanori Watanabe, Tetsuya Itano, Hidekazu Takahashi, Shunsuke Takimoto, Kotaro Abukawa, Hiroaki Naruse, Shigeru Nishimura, Masatsugu Itahashi
-
Patent number: 8389923Abstract: A photoelectric conversion device having a pixel array region in which a plurality of pixels each including a photoelectric converter are arrayed, and a peripheral region arranged around the pixel array region, the device comprising a multilayer wiring structure which is arranged on a semiconductor substrate, and includes wiring layers in the peripheral region more than wiring layers in the pixel array region, and a plurality of interlayer lenses which is arranged on the multilayer wiring structure in the pixel array region, wherein the plurality of interlayer lenses each includes a first insulator, and a second insulator arranged to cover the first insulator, and having a refractive index higher than the first insulator, and wherein the first insulator in each of the plurality of interlayer lenses, and an uppermost interlayer insulating film in the peripheral region in the multilayer wiring structure are made of an identical material.Type: GrantFiled: August 10, 2010Date of Patent: March 5, 2013Assignee: Canon Kabushiki KaishaInventors: Hiroaki Naruse, Ryuichi Mishima
-
Patent number: 8304278Abstract: A photoelectric conversion apparatus includes: a first interlayer insulation film disposed on a semiconductor substrate; a first plug disposed in a first hole in the first interlayer insulation film, and serving to electrically connect between a plurality of active regions disposed in the semiconductor substrate, between gate electrodes of a plurality of MOS transistors, or between the active region and the gate electrode of the MOS transistor, not through the wiring of the wiring layer; and a second plug disposed in a second hole in the first interlayer insulation film, the second plug being electrically connected to the active region, wherein a wiring arranged over the second plug and closest to the second plug is electrically connected to the second plug, and the wiring electrically connected to the second plug forms a portion of dual damascene structure. By such a structure, incidence efficiency of light onto a photoelectric conversion element can be improved.Type: GrantFiled: October 14, 2010Date of Patent: November 6, 2012Assignee: Canon Kabushiki KaishaInventors: Hiroaki Naruse, Takashi Okagawa, Ryuichi Mishima, Nobuhiko Sato, Hiroshi Yuzurihara
-
Patent number: 8293559Abstract: In a method of manufacturing a photoelectric conversion device having a pixel region and a peripheral circuit region, a semiconductor compound layer is formed by causing a surface of a diffusion layer or gate electrode of a MOS transistor in the peripheral circuit region to react with a high melting point metal, then an insulating layer is formed in the pixel region and the peripheral circuit region after the step of forming a semiconductor compound layer. A contact hole is formed in the insulating layer to expose a diffusion layer in the pixel region, and a contact hole is formed in the insulating layer to expose the semiconductor compound layer formed in the peripheral circuit region. These holes are formed at different timings. Prior to forming the hole which is formed later, a contact plug is formed in the contact hole which is formed earlier.Type: GrantFiled: June 16, 2011Date of Patent: October 23, 2012Assignee: Canon Kabushiki KaishaInventors: Takehito Okabe, Hiroaki Naruse, Ryuichi Mishima, Kouhei Hashimoto
-
Publication number: 20120181582Abstract: A manufacturing method of a photoelectric conversion device comprises a first step of forming a gate electrode, a second step of forming a semiconductor region of a first conductivity type, a third step of forming an insulation film, and a fourth step of forming a protection region of a second conductivity type, which is the opposite conductivity type to the first conductivity type, by implanting ions in the semiconductor region using the gate electrode of the transfer transistor and a portion covering a side face of the gate electrode of the transfer transistor of the insulation film as a mask in a state in which the semiconductor substrate and the gate electrode of the transfer transistor are covered by the insulation film, and causing a portion of the semiconductor region of the first conductivity type from which the protection region is removed to be the charge accumulation region.Type: ApplicationFiled: March 27, 2012Publication date: July 19, 2012Applicant: CANON KABUSHIKI KAISHAInventors: Ryuichi Mishima, Mineo Shimotsusa, Hiroaki Naruse
-
Patent number: 8163588Abstract: A manufacturing method of a photoelectric conversion device included a first step of forming a gate electrode, a second step of forming a semiconductor region of a first conductivity type, a third step of forming an insulation film, and a fourth step of forming a protection region of a second conductivity type, which is the opposite conductivity type to the first conductivity type, by implanting ions in the semiconductor region using the gate electrode of the transfer transistor and a portion covering a side face of the gate electrode of the transfer transistor of the insulation film as a mask in a state in which the semiconductor substrate and the gate electrode of the transfer transistor are covered by the insulation film, and causing a portion of the semiconductor region of the first conductivity type from which the protection region is removed to be the charge accumulation region.Type: GrantFiled: March 28, 2011Date of Patent: April 24, 2012Assignee: Canon Kabushiki KaishaInventors: Ryuichi Mishima, Mineo Shimotsusa, Hiroaki Naruse
-
Publication number: 20120002070Abstract: A solid-state image sensor having a pixel array area where a plurality of pixels are arranged, and a peripheral circuit area, each pixel including a photoelectric converter, and a transfer gate electrode which forms a channel for transferring charges generated by the photoelectric converter to a floating diffusion portion, comprises a first insulating film arranged to cover an upper surface of the photoelectric converter, at least part of an upper surface of the transfer gate electrode, and a side surface of the transfer gate electrode, a second insulating film arranged on a gate electrode of a MOS transistor arranged in the peripheral circuit area, and an interlayer insulating film arranged in contact with the first insulating film and the second insulating film.Type: ApplicationFiled: June 14, 2011Publication date: January 5, 2012Applicant: CANON KABUSHIKI KAISHAInventors: Takeshi Akiyama, Hiroaki Naruse, Junji Iwata, Yasushi Matsuno
-
Publication number: 20110244627Abstract: In a method of manufacturing a photoelectric conversion device having a pixel region and a peripheral circuit region, a semiconductor compound layer is formed by causing a surface of a diffusion layer or gate electrode of a MOS transistor in the peripheral circuit region to react with a high melting point metal, then an insulating layer is formed in the pixel region and the peripheral circuit region after the step of forming a semiconductor compound layer. A contact hole is formed in the insulating layer to expose a diffusion layer in the pixel region, and a contact hole is formed in the insulating layer to expose the semiconductor compound layer formed in the peripheral circuit region. These holes are formed at different timings. Prior to forming the hole which is formed later, a contact plug is formed in the contact hole which is formed earlier.Type: ApplicationFiled: June 16, 2011Publication date: October 6, 2011Applicant: CANON KABUSHIKI KAISHAInventors: Takehito Okabe, Hiroaki Naruse, Ryuichi Mishima, Kouhei Hashimoto
-
Publication number: 20110233620Abstract: A photoelectric conversion apparatus includes a semiconductor substrate on which a photoelectric conversion element and a transistor are arranged and a plurality of wiring layers including a first wiring layer and a second wiring layer above the first wiring layer, in which a connection between the semiconductor substrate and any of the plurality of wiring layers, between a gate electrode of the transistor and any of the plurality of wiring layers, or between the first wiring layer and the second wiring layer, has a stacked contact structure.Type: ApplicationFiled: March 24, 2011Publication date: September 29, 2011Applicant: CANON KABUSHIKI KAISHAInventors: Hiroaki Naruse, Kenji Togo, Masatsugu Itahashi