Patents by Inventor Hiroshi Akamatsu
Hiroshi Akamatsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12076889Abstract: The present invention enables confirmation that a mold magnetically adhered by a magnetic clamping device has been magnetically adhered by a sufficient adhesion force so as not to be pulled off from the magnetic clamping device by a mold opening force of a mold handling device. A controller 7 carries out magnetization of a magnetic clamping device 10 such that a magnetic adhesion force weaker than that in normal magnetization is generated in a state where molds M1, M2 are bound together, and carries out a test to determine whether separation of the molds M1, M2 would occur when platens 2, 3 are separated. The controller issues a warning regarding lack of guaranteed adhesion force to an operator when separation is detected, and carries out normal magnetization of the magnetic clamping device 10 when separation is not detected.Type: GrantFiled: April 13, 2020Date of Patent: September 3, 2024Assignee: KOSMEK LTD.Inventor: Hiroshi Akamatsu
-
Publication number: 20240274720Abstract: An example apparatus may perform concurrent threshold voltage compensation in a memory array with distributed row redundancy. The example apparatus may include a memory cell array having a mat having a plurality of row sections that each include respective prime memory cell rows and a respective redundant memory cell row. The example apparatus may further include a row decoder configured to receive an access command and a prime row address. The row decoder may be configured to, in response to a determination that the prime row address matches a defective prime row address, concurrently initiate a threshold voltage compensation operation on both of a prime row of the respective plurality of prime rows of memory cells of a first row section of the plurality of row sections corresponding to the prime row address and the respective redundant row of a second row section of the plurality of row sections.Type: ApplicationFiled: April 22, 2024Publication date: August 15, 2024Applicant: MICRON TECHNOLOGY, INC.Inventors: Hiroshi Akamatsu, Wonjun Choi, Jacob Rice, Kenji Yoshida
-
Publication number: 20240212738Abstract: Apparatuses and methods increased reliability row hammer counts. Each word line of a memory may have an associated count value, stored in memory cells of the word line. Information in memory cells may be prone to change, such as from neutron strike. A counter circuit may decrease the count value each time the word line is accessed, since a decreasing count will tend to overestimate accesses due to error. A count error correction circuit may check the count value against redundant information and correct the count value if there is an error. Decreasing counts and count error correction may be used together to further increase reliability.Type: ApplicationFiled: October 4, 2023Publication date: June 27, 2024Applicant: MICRON TECHNOLOGY, INC.Inventors: Hiroshi Akamatsu, Yuan He
-
Publication number: 20240192874Abstract: Apparatuses and methods for shared row and column address buses. Row and column addresses are distributed along separate respective global buses in a central logic region of a memory. The row and column addresses are coupled through a shared address bus from the central logic region to a bank logic region. For example the row address may be provided along the shared address bus at a first time and the column address may be provided along the shared address bus at a second time.Type: ApplicationFiled: October 4, 2023Publication date: June 13, 2024Applicant: MICRON TECHNOLOGY, INC.Inventors: Hiroshi Akamatsu, Reuben Pradhan
-
Patent number: 11967356Abstract: An example apparatus may perform concurrent threshold voltage compensation in a memory array with distributed row redundancy. The example apparatus may include a memory cell array having a mat having a plurality of row sections that each include respective prime memory cell rows and a respective redundant memory cell row. The example apparatus may further include a row decoder configured to receive an access command and a prime row address. The row decoder may be configured to, in response to a determination that the prime row address matches a defective prime row address, concurrently initiate a threshold voltage compensation operation on both of a prime row of the respective plurality of prime rows of memory cells of a first row section of the plurality of row sections corresponding to the prime row address and the respective redundant row of a second row section of the plurality of row sections.Type: GrantFiled: June 17, 2021Date of Patent: April 23, 2024Assignee: Micron Technology, Inc.Inventors: Hiroshi Akamatsu, Wonjun Choi, Jacob Rice, Kenji Yoshida
-
Patent number: 11951581Abstract: Provided is a clamp system with enhanced functionality achieved by detecting the behavior of an object to be clamped, using a stroke-end position detector that has been used for switching stroke operations. A clamp device 1 has an output member 12 which executes a stroke movement causing a change in the distance by which a coil 15 is inserted into a hole 14 having a bottom. A converter 23 outputs a measurement value of the inductance of the coil 15. The inductance of the coil 15 when a work W has been clamped by the output member 12 is stored in a work clamp point memory 22e, and a clamp area indicating a variation range permitted with respect to a work clamp point is set in a clamp area memory. During processing of the work, a control unit 2 measures the inductance of the coil 15, determines whether the work clamp point is within the range of the clamp area, and, if the range is exceeded, issues a signal indicating an emergency stop.Type: GrantFiled: July 25, 2019Date of Patent: April 9, 2024Assignee: KOSMEK LTD.Inventor: Hiroshi Akamatsu
-
Patent number: 11935614Abstract: Methods, systems, and devices for command triggered power gating for a memory device are described. Row logic circuitry for a memory array may be powered up (on) or powered down (off) independent of at least some other components of a memory device. For example, the row logic circuitry may be on when a bank of the memory array is an active state but may be off when the bank is in a stand-by or power-down state. Additionally or alternatively, error correction circuitry for a memory array may be powered up (on) or powered down (off) independent of at least some other components of a memory device. For example, the error correction circuitry may be on during an access portion of an access sequence but may otherwise be off.Type: GrantFiled: July 26, 2022Date of Patent: March 19, 2024Assignee: Micron Technology, Inc.Inventors: Hiroshi Akamatsu, Kwang-Ho Cho
-
Publication number: 20230360691Abstract: Apparatuses including a level shifter circuit are disclosed. An example apparatus according to the disclosure includes a plurality of array access control circuits and a level shifter circuit. The plurality of array access control circuits receive an access control signal and a respective plurality of section enable signals. An array access control circuit of the plurality of array access control circuits provides a section access control signal responsive to the access control signal when a respective section enable signal is in an active state. The level shifter circuit receives a control signal and provides an access control signal responsive to the first signal. A first logic level of the control signal is represented by a first power supply voltage and a first logic level of the access control signal is represented by a second power supply voltage greater than the first power supply voltage.Type: ApplicationFiled: May 5, 2022Publication date: November 9, 2023Applicant: MICRON TECHNOLOGY, INC.Inventors: Sang-Kyun Park, Yuan He, Hiroshi Akamatsu
-
Publication number: 20230343376Abstract: According to one or more embodiments, an apparatus comprising a plurality of dice latches, dice latch control logic, and a plurality of data input logic is provided. The dice latches are coupled in parallel and latch respective data. The dice latch control logic receives a load control signal and a reset control signal, provides a reset signal and further provides first and second load signals to the dice latches. The reset signal is based on the reset control signal. The first and second load signals are based on the load control signal and the reset control signal. The data input logic each are coupled to a respective one of the dice latches. Each of the data input logic receives a precharge control signal and respective input data and further provides data and complementary data to the respective one of the dice latches.Type: ApplicationFiled: June 15, 2023Publication date: October 26, 2023Applicant: MICRON TECHNOLOGY, INC.Inventors: Yoshiro Riho, Hiroshi Akamatsu, Jian Long, Kevin G. Werhane, Liang Liu, Yoshinori Fujiwara
-
Patent number: 11777488Abstract: Charge transfer between gate terminals of sub-threshold current reduction circuit (SCRC) transistors and related apparatuses and methods are disclosed. An apparatus includes a first output terminal electrically connected to a pull-up gate terminal of at least one pull-up SCRC transistor and a second output terminal electrically connected to a pull-down gate terminal of at least one pull-down SCRC transistor. The apparatus also includes a first resistive path between a first input terminal and the first output terminal and a second resistive path between the second input terminal and the second output terminal. The apparatus further includes a charge transfer gate electrically connected between the first resistive path and the second resistive path.Type: GrantFiled: March 24, 2022Date of Patent: October 3, 2023Assignee: Micron Technology, Inc.Inventors: Hiroshi Akamatsu, Yuan He, Toru Ishikawa
-
Patent number: 11727967Abstract: Apparatuses and methods including dice latches in a semiconductor device are disclosed. Example dice latches have a circuit arrangement that include a reduced number of circuits, such as transistors, and provides a compact layout. Operation of example dice latches and other dice latches may be controlled by separately provided control signals for loading and latching of data, and in some examples, for a reset operation. Example layouts include circuit elements aligned along a direction with at least one other circuit element offset from the other aligned circuit elements.Type: GrantFiled: January 13, 2022Date of Patent: August 15, 2023Assignee: Micron Technology, Inc.Inventors: Yoshiro Riho, Hiroshi Akamatsu, Jian Long, Kevin G. Werhane, Liang Liu, Yoshinori Fujiwara
-
Publication number: 20230223059Abstract: Apparatuses and methods including dice latches in a semiconductor device are disclosed. Example dice latches have a circuit arrangement that include a reduced number of circuits, such as transistors, and provides a compact layout. Operation of example dice latches and other dice latches may be controlled by separately provided control signals for loading and latching of data, and in some examples, for a reset operation. Example layouts include circuit elements aligned along a direction with at least one other circuit element offset from the other aligned circuit elements.Type: ApplicationFiled: January 13, 2022Publication date: July 13, 2023Applicant: MICRON TECHNOLOGY, INC.Inventors: Yoshiro Riho, Hiroshi Akamatsu, Jian Long, Kevin G. Werhane, Liang Liu, Yoshinori Fujiwara
-
Patent number: 11687289Abstract: Methods, systems, and devices for generating memory array control signals are described. A timing component may be configured to generate signals for operating a memory array. The timing component may include first logic that indicates when input signals are different, second logic that indicates when at least one of the input signals has a particular state, and third logic that indicates when the input signals have the same state. The output of the second logic and third logic may be controllable by other input signals. An output of the timing component may be set by one of the input signals and reset by the other input signals using the first logic, second logic, and third logic.Type: GrantFiled: December 22, 2021Date of Patent: June 27, 2023Assignee: Micron Technology, Inc.Inventor: Hiroshi Akamatsu
-
Publication number: 20230178141Abstract: A device may include a level shifter including an at least one input and at least one output. The device may also include a logic circuit coupled to an output of the at least one output of the level shifter and configured to receive a power up reset signal. The logic circuit may be configured to isolate an output of the logic circuit from a supply voltage responsive to the power up reset signal and during at least a portion of a power up sequence. Associated circuits, systems, and methods are also disclosed.Type: ApplicationFiled: December 3, 2021Publication date: June 8, 2023Inventors: Hiroshi Akamatsu, Yantao Ma
-
Patent number: 11658662Abstract: Methods, systems, and devices for leakage current reduction in electronic devices are described. Electronic devices may be susceptible to leakage currents when operating in a first mode, such as an inactive (e.g., a standby) mode. To mitigate leakage current, an electronic device may include transistors coupled in cascode configuration where a gate of a drain-side transistor in the cascode configuration is configured to be biased by an adjustable (e.g., a dynamic) control signal. When the transistors are inactive (e.g., “off”), the control signal may be adjusted to prevent leakage associated with the inactive transistors. Further, a source-side transistor in the cascode configuration may be configured to have a high threshold voltage (e.g., relative to the drain-side transistor).Type: GrantFiled: October 23, 2020Date of Patent: May 23, 2023Assignee: Micron Technology, Inc.Inventors: Hiroshi Akamatsu, Ki-Jun Nam, John David Porter
-
Patent number: 11626154Abstract: An example apparatus may perform concurrent threshold voltage compensation in a memory array with distributed row redundancy. The example apparatus may include a row decoder configured to configured to, in response to a determination that the prime row address matches a defective prime row address, concurrently initiate a threshold voltage compensation operation on both of a prime row of the respective plurality of prime rows of memory cells of a first row section of the plurality of row sections corresponding to the prime row address and the respective redundant row of a second row section of the plurality of row sections. The row decoder may be further configured to stop an access operation associated with the prime row from proceeding based on a comparison of subset of match signals from either the first or second pluralities of row sections.Type: GrantFiled: June 17, 2021Date of Patent: April 11, 2023Assignee: Micron Technology, Inc.Inventors: Jacob Rice, Hiroshi Akamatsu
-
Patent number: 11615828Abstract: Apparatuses and methods related to power domain boundary protection in memory. A number of embodiments can include using a voltage detector to monitor a floating power supply voltage used to power a number of logic components while a memory device operates in a reduced power mode, and responsive to the voltage detector detecting that the floating power supply voltage reaches a threshold value while the memory device is in the reduced power mode, providing a control signal to protection logic to prevent a floating output signal driven from one or more of the logic components from being provided across a power domain boundary to one or more of a different number of logic components.Type: GrantFiled: November 11, 2021Date of Patent: March 28, 2023Assignee: Micron Technology, Inc.Inventors: Ki-Jun Nam, Hiroshi Akamatsu, Takamasa Suzuki, Yasushi Matsubara
-
Patent number: 11538516Abstract: A memory mat architecture is presented where a column decoder is disposed within the memory array. The location of the column decoder reduces a distance between the column decoder and a target memory cell and thus reduces a distance that a column select signal travels from the column decoder to the target memory cell. A single predecoder is disposed in a bank controller for the memory array. The column decoder may be disposed in the middle of the memory array or offset from the middle near the far edge of the memory array opposite the bank controller. The location of the column decoder enables a reduced array access time to obtain data from the target memory cell.Type: GrantFiled: June 3, 2022Date of Patent: December 27, 2022Assignee: Micron Technology, Inc.Inventors: Yuan He, Hiroshi Akamatsu
-
Publication number: 20220406359Abstract: An example apparatus may perform concurrent threshold voltage compensation in a memory array with distributed row redundancy. The example apparatus may include a row decoder configured to configured to, in response to a determination that the prime row address matches a defective prime row address, concurrently initiate a threshold voltage compensation operation on both of a prime row of the respective plurality of prime rows of memory cells of a first row section of the plurality of row sections corresponding to the prime row address and the respective redundant row of a second row section of the plurality of row sections. The row decoder may be further configured to stop an access operation associated with the prime row from proceeding based on a comparison of subset of match signals from either the first or second pluralities of row sections.Type: ApplicationFiled: June 17, 2021Publication date: December 22, 2022Applicant: MICRON TECHNOLOGY, INC.Inventors: Jacob Rice, Hiroshi Akamatsu
-
Publication number: 20220406358Abstract: An example apparatus may perform concurrent threshold voltage compensation in a memory array with distributed row redundancy. The example apparatus may include a memory cell array having a mat having a plurality of row sections that each include respective prime memory cell rows and a respective redundant memory cell row. The example apparatus may further include a row decoder configured to receive an access command and a prime row address. The row decoder may be configured to, in response to a determination that the prime row address matches a defective prime row address, concurrently initiate a threshold voltage compensation operation on both of a prime row of the respective plurality of prime rows of memory cells of a first row section of the plurality of row sections corresponding to the prime row address and the respective redundant row of a second row section of the plurality of row sections.Type: ApplicationFiled: June 17, 2021Publication date: December 22, 2022Applicant: MICRON TECHNOLOGY, INC.Inventors: Hiroshi Akamatsu, Wonjun Choi, Jacob Rice, Kenji Yoshida