Patents by Inventor Hiroshi Sunamura
Hiroshi Sunamura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150243562Abstract: A semiconductor device is provided which includes an N-type semiconductor layer and a P-type semiconductor layer coexisting in the same wiring layer without influences on the properties of a semiconductor layer. The semiconductor device includes a first wiring layer with a first wiring, a second wiring layer with a second wiring, and first and second transistors provided in the first and second wiring layers. The first transistor includes a first gate electrode, a first gate insulating film, a first oxide semiconductor layer, a first hard mask layer, and first insulating sidewall films covering the sides of the first oxide semiconductor layer. The second transistor includes a second gate electrode, a second gate insulating film, a second oxide semiconductor layer, and a second hard mask layer.Type: ApplicationFiled: May 12, 2015Publication date: August 27, 2015Inventors: Hiroshi Sunamura, Kishou Kaneko, Naoya Furutake, Shinobu Saitou, Yoshihiro Hayashi
-
Publication number: 20150200135Abstract: The performances of semiconductor elements disposed in a multilayer wiring layer are improved. A semiconductor device includes: a first wire disposed in a first wiring layer; a second wire disposed in a second wiring layer stacked over the first wiring layer; a gate electrode arranged between the first wire and the second wire in the direction of stacking of the first wiring layer and the second wiring layer, and not coupled with the first wire and the second wire; a gate insulation film disposed over the side surface of the gate electrode; and a semiconductor layer disposed over the side surface of the gate electrode via the gate insulation film, and coupled with the first wire and the second wire.Type: ApplicationFiled: March 25, 2015Publication date: July 16, 2015Inventors: Hiroshi SUNAMURA, Naoya INOUE, Kishou KANEKO
-
Patent number: 9082643Abstract: A semiconductor device is provided which includes an N-type semiconductor layer and a P-type semiconductor layer coexisting in the same wiring layer without influences on the properties of a semiconductor layer. The semiconductor device includes a first wiring layer with a first wiring, a second wiring layer with a second wiring, and first and second transistors provided in the first and second wiring layers. The first transistor includes a first gate electrode, a first gate insulating film, a first oxide semiconductor layer, a first hard mask layer, and first insulating sidewall films covering the sides of the first oxide semiconductor layer. The second transistor includes a second gate electrode, a second gate insulating film, a second oxide semiconductor layer, and a second hard mask layer.Type: GrantFiled: August 21, 2013Date of Patent: July 14, 2015Assignee: Renesas Electronics CorporationInventors: Hiroshi Sunamura, Kishou Kaneko, Naoya Furutake, Shinobu Saitou, Yoshihiro Hayashi
-
Patent number: 9000540Abstract: The performances of semiconductor elements disposed in a multilayer wiring layer are improved. A semiconductor device includes: a first wire disposed in a first wiring layer; a second wire disposed in a second wiring layer stacked over the first wiring layer; a gate electrode arranged between the first wire and the second wire in the direction of stacking of the first wiring layer and the second wiring layer, and not coupled with the first wire and the second wire; a gate insulation film disposed over the side surface of the gate electrode; and a semiconductor layer disposed over the side surface of the gate electrode via the gate insulation film, and coupled with the first wire and the second wire.Type: GrantFiled: January 10, 2013Date of Patent: April 7, 2015Assignee: Renesas Electronics CorporationInventors: Hiroshi Sunamura, Naoya Inoue, Kishou Kaneko
-
Publication number: 20140183525Abstract: The present invention makes it possible to increase the selectivity of a gate insulation film in an active element formed in a wiring layer. A semiconductor device according to the present invention has a bottom gate type transistor using an antireflection film formed over an Al wire in a wiring layer as a gate wire.Type: ApplicationFiled: December 23, 2013Publication date: July 3, 2014Applicant: Renesas Electronics CorporationInventors: KISHOU KANEKO, HIROSHI SUNAMURA, YOSHIHIRO HAYASHI
-
Publication number: 20140077206Abstract: A semiconductor device has a p-type metal oxide semiconductor layer; a source electrode connected with the p-type metal oxide semiconductor layer; a drain electrode connected with the p-type metal oxide semiconductor layer; and a gate electrode arranged to oppose to a part of the p-type metal oxide semiconductor layer. The gate electrode and the drain electrode are separated from each other in a top view.Type: ApplicationFiled: September 13, 2013Publication date: March 20, 2014Applicant: Renesas Electronics CorporationInventors: Hiroshi Sunamura, Kishou Kaneko, Naoya Furutake, Shinobu Saitou, Yoshihiro Hayashi
-
Publication number: 20140061810Abstract: Provided is an in-wiring-layer active element (component) which allows for electrical isolation between a gate electrode and a channel in a top gate structure. A semiconductor device includes a first wiring layer, a second wiring layer, and a semiconductor element. The first wiring layer has a first interlayer insulating layer, and a first wire embedded in the first interlayer insulating layer. The second wiring layer has a second interlayer insulating layer, and second wires embedded in the second interlayer insulating layer. The semiconductor element is provided at least in the second wiring layer. The semiconductor element includes a semiconductor layer provided in the second wiring layer, a gate insulating film provided in contact with the semiconductor layer, a gate electrode provided on the opposite side of the semiconductor layer via the first gate insulating film, and a first side wall film provided over a side surface of the semiconductor layer.Type: ApplicationFiled: August 22, 2013Publication date: March 6, 2014Applicant: Renesas Electronics CorporationInventors: Hiroshi Sunamura, Kishou Kaneko, Yoshihiro Hayashi
-
Patent number: 8664769Abstract: An element using a semiconductor layer is formed between wiring layers and, at the same time, a gate electrode is formed using a conductive material other than a material for wirings. A first wiring is embedded in a surface of a first wiring layer. A gate electrode is formed over the first wiring. The gate electrode is coupled to the first wiring. The gate electrode is formed by a process different from a process for the first wiring. Therefore, the gate electrode can be formed using a material other than a material for the first wiring. Further, a gate insulating film and a semiconductor layer are formed over the gate electrode.Type: GrantFiled: July 18, 2012Date of Patent: March 4, 2014Assignee: Renesas Electronics CorporationInventors: Hiroshi Sunamura, Naoya Inoue, Kishou Kaneko
-
Publication number: 20140054584Abstract: A semiconductor device is provided which includes an N-type semiconductor layer and a P-type semiconductor layer coexisting in the same wiring layer without influences on the properties of a semiconductor layer. The semiconductor device includes a first wiring layer with a first wiring, a second wiring layer with a second wiring, and first and second transistors provided in the first and second wiring layers. The first transistor includes a first gate electrode, a first gate insulating film, a first oxide semiconductor layer, a first hard mask layer, and first insulating sidewall films covering the sides of the first oxide semiconductor layer. The second transistor includes a second gate electrode, a second gate insulating film, a second oxide semiconductor layer, and a second hard mask layer.Type: ApplicationFiled: August 21, 2013Publication date: February 27, 2014Applicant: Renesas Electronics CorporationInventors: Hiroshi Sunamura, Kishou Kaneko, Naoya Furutake, Shinobu Saitou, Yoshihiro Hayashi
-
Patent number: 8421049Abstract: Provided is a switching device including ion conducting part 4 having an ion conductor, first electrode 1 formed at a first gap away from ion conducting part 4, second electrode 2 formed to be in contact with ion conducting part 4 and third electrode 3 formed at a second gap away from ion conducting part 4. Second electrode 2 supplies metal ions to the ion conductor, or receives the metal ions from the ion conductor to precipitate metal corresponding to the metal ions.Type: GrantFiled: June 30, 2011Date of Patent: April 16, 2013Assignee: NEC CorporationInventors: Hisao Kawaura, Hiroshi Sunamura
-
Publication number: 20130049134Abstract: In a semiconductor device and a method of making the same, a first transistor has a gate stack comprising an underlying layer formed of a first material and an overlying layer formed of a second material. A second transistor has a gate stack comprising an underlying layer formed of a third material and an overlying layer formed of the second material. A third transistor has a gate stack comprising an underlying layer formed of the first material and an overlying layer formed of a fourth material. A fourth transistor has a gate stack comprising an underlying layer formed of the third material and an overlying material formed of the fourth material. Each of the first through fourth materials has a respectively different work function, so that each of the first through fourth transistors has a respectively different threshold voltage.Type: ApplicationFiled: July 9, 2012Publication date: February 28, 2013Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Hiroshi SUNAMURA
-
Publication number: 20130037795Abstract: An element using a semiconductor layer is formed between wiring layers and, at the same time, a gate electrode is formed using a conductive material other than a material for wirings. A first wiring is embedded in a surface of a first wiring layer. A gate electrode is formed over the first wiring. The gate electrode is coupled to the first wiring. The gate electrode is formed by a process different from a process for the first wiring. Therefore, the gate electrode can be formed using a material other than a material for the first wiring. Further, a gate insulating film and a semiconductor layer are formed over the gate electrode.Type: ApplicationFiled: July 18, 2012Publication date: February 14, 2013Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Hiroshi SUNAMURA, Naoya INOUE, Kishou KANEKO
-
Patent number: 8372709Abstract: A method of forming a semiconductor device includes forming an interfacial layer on a semiconductor substrate, forming a high-k dielectric on the interfacial layer, forming a barrier metal on the high-k dielectric, forming a poly-silicon layer on the barrier metal, patterning the interfacial layer, the high-k dielectric, the barrier metal and the poly-silicon to form a gate stack forming spacers, extension regions, sidewalls and source/drain regions, forming an interlayer dielectric on the gate stack, etching off a portion of the interlayer dielectric to expose the poly-silicon layer, forming an impurity metal layer, which includes an impurity metal having a barrier effect to the diffusive material, and a metal layer including a diffusive material, on the poly-silicon layer and converting the poly-Si layer into a silicide containing the impurity metal. The barrier metal includes a titanium nitride (TiN) or a tantalum nitride (TaN).Type: GrantFiled: August 14, 2012Date of Patent: February 12, 2013Assignee: Renesas Electronics CorporationInventor: Hiroshi Sunamura
-
Patent number: 8362456Abstract: To use a resistance change element having an MIM structure, which is obtained by stacking a metal, a metal oxide, and a metal, as a switching element, it is necessary to achieve OFF resistance higher than that required in a memory element by a factor of at least 1000. On the other hand, when a resistance change element is used as a memory element and when the difference between the ON resistance and the OFF resistance is a large value, high performance, for example, a short readout time, can be achieved. The present invention therefore provides a resistance change element capable of maintaining low ON resistance and achieving high OFF resistance. High OFF resistance can be achieved while low ON resistance is maintained by adding a second metal that is not contained in a metal oxide, which is a resistance change material, the second metal being capable of charge-compensating for metal deficiency or oxygen deficiency.Type: GrantFiled: March 21, 2008Date of Patent: January 29, 2013Assignee: NEC CorporationInventors: Kimihiko Ito, Hiroshi Sunamura, Yuko Yabe
-
Publication number: 20120309184Abstract: A method of forming a semiconductor device includes forming an interfacial layer on a semiconductor substrate, forming a high-k dielectric on the interfacial layer, forming a barrier metal on the high-k dielectric, forming a poly-silicon layer on the barrier metal, patterning the interfacial layer, the high-k dielectric, the barrier metal and the poly-silicon to form a gate stack forming spacers, extension regions, sidewalls and source/drain regions, forming an interlayer dielectric on the gate stack, etching off a portion of the interlayer dielectric to expose the poly-silicon layer, forming an impurity metal layer, which includes an impurity metal having a barrier effect to the diffusive material, and a metal layer including a diffusive material, on the poly-silicon layer and converting the poly-Si layer into a silicide containing the impurity metal. The barrier metal includes a titanium nitride (TiN) or a tantalum nitride (TaN).Type: ApplicationFiled: August 14, 2012Publication date: December 6, 2012Applicant: Renesas Electronics CorporationInventor: Hiroshi Sunamura
-
Patent number: 8283732Abstract: Provided is a semiconductor device including a substrate, a gate insulating film which is formed on the substrate, and a gate electrode which is provided on the gate insulating film. The gate electrode includes a first metal silicide including a first metal material, and a second metal silicide including one of a second metal material and the second metal material in a contact portion between the gate insulating film and the gate electrode. The second metal silicide including the second metal material is a metal-rich silicide in which the composition ratio of the second metal material to silicon in the second metal silicide including the second metal is greater than 1.Type: GrantFiled: October 1, 2009Date of Patent: October 9, 2012Assignee: Renesas Electronics CorporationInventors: Hiroshi Sunamura, Kouji Masuzaki
-
Patent number: 8258589Abstract: A semiconductor device includes a gate stack structure. The gate stack structure includes an interfacial layer formed on a semiconductor substrate, a high-k dielectric formed on the interfacial layer, a silicide gate including a diffusive material and an impurity metal, and formed over the high-k dielectric, and a barrier metal with a barrier effect to the diffusive material, and formed between the high-k dielectric and the metal gate. The impurity metal has a barrier effect to the diffusive material so that the diffusive material in the silicide gate can be prevented from being introduced into the high-k dielectric.Type: GrantFiled: February 9, 2011Date of Patent: September 4, 2012Assignee: Renesas Electronics CorporationInventor: Hiroshi Sunamura
-
Patent number: 8203133Abstract: The switching element of the present invention is of a configuration that includes: an ion conduction layer (40) that includes an oxide, a first electrode (21) and a second electrode (31) that are provided in contact with the ion conduction layer (40) and that are connected by the precipitate of metal that is supplied from the outside or for which electrical properties change due to the dissolution of precipitated metal, and a third electrode (35) provided in contact with the ion conduction layer (40) and that can supply metal ions. The use of this configuration allows the switching voltage to be set higher than in the related art.Type: GrantFiled: December 27, 2005Date of Patent: June 19, 2012Assignee: NEC CorporationInventors: Toshitsugu Sakamoto, Hisao Kawaura, Hiroshi Sunamura, Naoki Banno
-
Publication number: 20120018813Abstract: A technique for substantially eliminating resist residues from a gate stack that includes, from bottom to top, a high k gate dielectric and a metal gate, e.g., a high k/metal gate stack, is provided. In particular and in one embodiment, a method is disclosed in which a patterned resist and optionally a patterned barrier coating are formed atop a surface of the metal gate electrode of a high k/metal gate stack prior to patterning the metal gate electrode. At least the metal gate electrode not protected by the patterned material is then etched. The presence of the barrier coating eliminates resist residues from the resultant gate stack. The technique provided can be used in fabricating planar semiconductor devices such as, for example, metal oxide semiconductor field effect transistors (MOSFETS) including complementary metal oxide semiconductor (CMOS) field effect transistors, as well as non-planar semiconductor devices such as, for example, finFETs.Type: ApplicationFiled: July 22, 2010Publication date: January 26, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Steven J. Holmes, Hemanth Jagannathan, Hiroshi Sunamura, Junli Wang
-
Publication number: 20110253967Abstract: Provided is a switching device including ion conducting part 4 having an ion conductor, first electrode 1 formed at a first gap away from ion conducting part 4, second electrode 2 formed to be in contact with ion conducting part 4 and third electrode 3 formed at a second gap away from ion conducting part 4. Second electrode 2 supplies metal ions to the ion conductor, or receives the metal ions from the ion conductor to precipitate metal corresponding to the metal ions.Type: ApplicationFiled: June 30, 2011Publication date: October 20, 2011Applicant: NEC CORPORATIONInventors: Hisao KAWAURA, Hiroshi SUNAMURA