Patents by Inventor Hiroyuki Fukumizu
Hiroyuki Fukumizu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150357359Abstract: According to one embodiment, a solid state imaging device includes a semiconductor layer, an intermediate film, an anti-reflection film and a conductive film. The semiconductor layer performs photoelectric conversion. The intermediate film is provided on the semiconductor layer. The intermediate film has a negative charge. The anti-reflection film is provided on the intermediate film. The conductive film is provided on the anti-reflection film.Type: ApplicationFiled: June 4, 2015Publication date: December 10, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Rikyu IKARIYAMA, Hiroyuki FUKUMIZU
-
Publication number: 20150279877Abstract: According to one embodiment, a solid state imaging device includes a semiconductor layer, a first layer, a second layer and third layer. The semiconductor layer performs photoelectric conversion. The first layer has a first refractive index. The second layer is provided between the first layer and the semiconductor layer, the second layer includes a metal oxide and has a second refractive index not greater than the first refractive index. The third layer is provided between the first layer and the second layer. The third layer has a third refractive index and includes an element bonding covalently with oxygen. The third refractive index is not greater than the first refractive index.Type: ApplicationFiled: February 19, 2015Publication date: October 1, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Rikyu IKARIYAMA, Hiroyuki FUKUMIZU, Noriteru YAMADA, Naohiro TSUDA, Kazunori KAKEHI
-
Publication number: 20150255665Abstract: According to one embodiment, a laser heating treatment method includes forming a film having a higher melting point than a structural body provided on a substrate so as to cover the structural body, and heating the structural body by irradiating the film and the structural body with laser.Type: ApplicationFiled: February 25, 2015Publication date: September 10, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Hiroyuki FUKUMIZU, Yoshio Kasai, Takaaki Minami, Kenichi Yoshino, Yosuke Kitamura, Yusaku Konno, Koichi Kawamura, Satoshi Kato, Naoaki Sakurai
-
Publication number: 20150115388Abstract: A solid-state imaging device includes a plurality of photoelectric transducers disposed in an array in a semiconductor layer. Each photoelectric transducer includes a first semiconductor region of a first conductivity type and a second semiconductor region of a second conductivity type. The first and second regions are in direct contact. An isolation region is between each adjacent pair of photoelectric transducers. The isolation region includes an insulating material extending from a surface of the semiconductor layer and a third semiconductor region of the first conductivity type surrounding the insulating material. The third semiconductor region is between the insulating material and the first semiconductor region, and the first semiconductor region is between the second and third semiconductor regions.Type: ApplicationFiled: October 24, 2014Publication date: April 30, 2015Inventors: Kentaro EDA, Kenichi YOSHINO, Shintaro OKUJO, Hiroyuki FUKUMIZU, Takaaki MINAMI, Takeshi YOUSYOU, Hiroaki ASHIDATE
-
Patent number: 9018613Abstract: A semiconductor memory device according to an embodiment comprises: a semiconductor substrate; and a memory cell block formed on the semiconductor substrate and configured having a plurality of memory cell arrays, each of the memory cell arrays including a plurality of column lines, a plurality of row lines, and a plurality of memory cells disposed at each of intersections of the plurality of column lines and the plurality of row lines, each of the memory cells including a variable resistance element having a transition metal oxide as a material, at least one of the plurality of column lines and the plurality of row lines being a polysilicon wiring line having polysilicon as a material, and the memory cell block including a block film between the variable resistance element of the memory cell and the polysilicon wiring line.Type: GrantFiled: December 28, 2012Date of Patent: April 28, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yasuhiro Nojiri, Hiroyuki Fukumizu, Shigeki Kobayashi, Masaki Yamato
-
Patent number: 9013912Abstract: A nonvolatile semiconductor memory device according to an embodiment comprises: a memory cell array including a plurality of memory layers; and a control unit configured to control a voltage applied to the memory cell array. Each of the memory layers comprises a first line and a second line, and further includes a memory cell disposed between the first line and the second line and including a variable resistance element. The control unit is configured to, when executing a forming operation on the memory cell array, execute the forming operation sequentially on the plurality of memory layers. The forming operation is executed sequentially on the memory layers in ascending order of a magnitude of a non-selected current flowing in a non-selected memory cell during the forming operation.Type: GrantFiled: March 18, 2013Date of Patent: April 21, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yasuhiro Nojiri, Shigeki Kobayashi, Masaki Yamato, Hiroyuki Fukumizu
-
Patent number: 9007809Abstract: A control circuit controls a voltage applied to a memory cell array. A first electrode contacts to a first surface of a variable resistance element, while a second electrode contacts to a second surface of the variable resistance element. The first electrode is configured by a metal, and the second electrode is configured by a P type semiconductor. The control unit, when performing a setting operation of a memory cell, applies a voltage such that a current flows in a direction from the first electrode toward the second electrode.Type: GrantFiled: February 27, 2013Date of Patent: April 14, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Fukumizu, Shigeki Kobayashi, Yasuhiro Nojiri, Masaki Yamato, Takeshi Yamaguchi
-
Patent number: 8971092Abstract: A memory cell array includes first wiring lines, and second wiring lines, the first and second wiring lines intersecting, and memory cells disposed in the intersections of the first and second wiring lines, the memory cells including a variable resistance element. A control circuit controls voltages of selected first and second wiring lines. The first wiring lines are arranged at a first pitch in a first direction perpendicular to a substrate and extend in a second direction parallel to the substrate. The second wiring lines are arranged at a second pitch in the second direction and extend in the first direction. The control circuit is configured to change voltages applied to a selected first wiring line according to the positions of the selected first wiring lines in the first direction.Type: GrantFiled: September 9, 2013Date of Patent: March 3, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Shigeki Kobayashi, Yasuhiro Nojiri, Masaki Yamato, Hiroyuki Fukumizu, Takeshi Yamaguchi
-
Publication number: 20150001660Abstract: According to one embodiment, an imaging device includes a semiconductor layer, an electrode, first and second insulating films, and a light blocking film. The semiconductor layer has a first surface and a second surface on an opposite side to the first surface, and includes pixels configured to detect light. The electrode is provided on the first surface and is configured to control an output of the pixels. The first insulating film is provided on the second surface. The second insulating film is provided on the first insulating film and has a smaller refractive index in a visible light range than the first insulating film. One end of the light blocking film is located in the second insulating film or at a same level as a surface of the second insulating film. Another end of the light blocking film is located in the semiconductor layer.Type: ApplicationFiled: March 10, 2014Publication date: January 1, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Hiroyuki Fukumizu, Takaaki Minami, Kentaro Eda, Takeshi Yosho
-
Patent number: 8916846Abstract: According to one embodiment, a nonvolatile memory device includes a first wiring, a second wiring, and a memory cell provided between the first wiring and the second wiring. The memory cell includes a memory layer, a rectifying element layer, and a protective resistance layer including a first semiconductor layer of a first conductivity type and a second semiconductor layer of a second conductivity type.Type: GrantFiled: March 21, 2013Date of Patent: December 23, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Shigeki Kobayashi, Takeshi Yamaguchi, Yasuhiro Nojiri, Masaki Yamato, Hiroyuki Fukumizu
-
Patent number: 8912521Abstract: First conductive layers extend in a first direction horizontal to a substrate as a longitudinal direction, and are stacked in a direction perpendicular to a substrate. An interlayer insulating layer is provided between the first conductive layers. The variable resistance layers functioning as a variable resistance element are formed continuously on the side surfaces of the first conductive layers and the interlayer insulating layer. A columnar conductive layer is provided on the side surfaces of the first conductive layers and the interlayer insulating layer via the variable resistance layers. First side surfaces of the first conductive layers are recessed from a second side surface of the interlayer insulating layer in the direction away from the columnar conductive layers.Type: GrantFiled: March 18, 2013Date of Patent: December 16, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yasuhiro Nojiri, Hiroyuki Fukumizu, Shigeki Kobayashi, Masaki Yamato
-
Patent number: 8866117Abstract: A diode layer includes a first impurity semiconductor layer that includes a first impurity acting as an acceptor and a second impurity semiconductor layer that includes a second impurity acting as a donor. One end of a first electrode layer contacts the diode layer. One end of a polysilicon layer contacts the other end of the first electrode layer. One end of a variable resistance layer contacts the other end of the polysilicon layer and is able to change a resistance value. A second electrode layer contacts the other end of the variable resistance layer. At least one of a first area and a second area contains a third impurity. The first area includes one end of the polysilicon layer, the second area includes the other end of the polysilicon layer. The third impurity differs from the first impurity and the second impurity.Type: GrantFiled: August 31, 2012Date of Patent: October 21, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Katsuyuki Sekine, Yasuhiro Nojiri, Hiroyuki Fukumizu
-
Publication number: 20140241037Abstract: A memory cell array includes first wiring lines, and second wiring lines, the first and second wiring lines intersecting, and memory cells disposed in the intersections of the first and second wiring lines, the memory cells including a variable resistance element. A control circuit controls voltages of selected first and second wiring lines. The first wiring lines are arranged at a first pitch in a first direction perpendicular to a substrate and extend in a second direction parallel to the substrate. The second wiring lines are arranged at a second pitch in the second direction and extend in the first direction. The control circuit is configured to change voltages applied to a selected first wiring line according to the positions of the selected first wiring lines in the first direction.Type: ApplicationFiled: September 9, 2013Publication date: August 28, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shigeki KOBAYASHI, Yasuhiro Nojiri, Masaki Yamato, Hiroyuki Fukumizu, Takeshi Yamaguchi
-
Publication number: 20140209853Abstract: A plurality of first conductive layers are stacked at a predetermined pitch in a first direction perpendicular to a substrate. A memory layer is provided in common on side surfaces of the first conductive layers and functions as the memory cells. A second conductive layer comprises a first side surface in contact with side surfaces of the first conductive layers via the memory layer, the second conductive layer extending in the first direction. A width in a second direction of the first side surface at a first position is smaller than a width in the second direction of the first side surface at a second position lower than the first position. A thickness in the first direction of the first conductive layer at the first position is larger than a thickness in the first direction of the first conductive layer at the second position.Type: ApplicationFiled: September 13, 2013Publication date: July 31, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Masaki YAMATO, Yasuhiro Nojiri, Shiegeki Kobayashi, Hiroyuki Fukumizu, Takeshi Yamaguchi
-
Patent number: 8735859Abstract: A nonvolatile semiconductor memory device includes: a first interconnect; a second interconnect at a position opposing the first interconnect; and a variable resistance layer between the first interconnect and the second interconnect, the variable resistance layer being capable of reversibly changing between a first state and a second state by a voltage applied via the first interconnect and the second interconnect or a current supplied via the first interconnect and the second interconnect, the first state having a first resistivity, the second state having a second resistivity higher than the first resistivity. Wherein the variable resistance layer has a compound of carbon and silicon as a main component and including hydrogen.Type: GrantFiled: November 29, 2010Date of Patent: May 27, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Shuichi Kuboi, Masayuki Takata, Tsukasa Nakai, Hiroyuki Fukumizu, Yasuhiro Nojiri, Kenichi Ootsuka
-
Publication number: 20140138597Abstract: First conductive layers extend in a first direction horizontal to a substrate as a longitudinal direction, and are stacked in a direction perpendicular to a substrate. An interlayer insulating layer is provided between the first conductive layers. The variable resistance layers functioning as a variable resistance element are formed continuously on the side surfaces of the first conductive layers and the interlayer insulating layer. A columnar conductive layer is provided on the side surfaces of the first conductive layers and the interlayer insulating layer via the variable resistance layers. First side surfaces of the first conductive layers are recessed from a second side surface of the interlayer insulating layer in the direction away from the columnar conductive layers.Type: ApplicationFiled: March 18, 2013Publication date: May 22, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Yasuhiro NOJIRI, Hiroyuki FUKUMIZU, Shigeki KOBAYASHI, Masaki YAMATO
-
Publication number: 20140061577Abstract: First, a trench penetrating first conductive layers and interlayer insulating layers is formed. Next, a column-shaped conductive layer is formed to fill the trench via a side wall layer. Then, after formation of the side wall layer, by migration of oxygen atoms between the side wall layer and the first conductive layers or migration of oxygen atoms between the side wall layer and the interlayer insulating layers, a proportion of oxygen atoms in the side wall layer adjacent to the interlayer insulating layers is made larger than a proportion of oxygen atoms in the side wall layer adjacent to the first conductive layers, whereby the side wall layer adjacent to the first conductive layers is caused to function as the variable resistance element.Type: ApplicationFiled: February 14, 2013Publication date: March 6, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hiroshi KANNO, Takayuki Tsukamoto, Hiroyuki Fukumizu, Yoichi Minemura, Takamasa Okawa
-
Publication number: 20140061578Abstract: A nonvolatile semiconductor memory device below comprises: a memory cell array configured having memory cells arranged therein disposed at intersections of a plurality of first lines and a plurality of second lines formed so as to intersect each other, and the memory cells each comprising a variable resistance element; and a control circuit configured to select and drive the first lines and the second lines. The variable resistance element is configured by a transition metal oxide film. The variable resistance element is electrically connected to a first electrode configured from a metal at a first surface and is electrically connected to a second electrode at a second surface which is on an opposite side to the first surface. A first insulating film is formed between the first electrode and the variable resistance element. The first insulating film is formed by a first material that is formed by covalent binding.Type: ApplicationFiled: February 28, 2013Publication date: March 6, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Shigeki KOBAYASHI, Yasuhiro Nojiri, Masaki Yamato, Hiroyuki Fukumizu, Takeshi Yamaguchi
-
Publication number: 20140061567Abstract: According to one embodiment, a nonvolatile memory device includes a first wiring, a second wiring, and a memory cell provided between the first wiring and the second wiring. The memory cell includes a memory layer, a rectifying element layer, and a protective resistance layer including a first semiconductor layer of a first conductivity type and a second semiconductor layer of a second conductivity type.Type: ApplicationFiled: March 21, 2013Publication date: March 6, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Shigeki Kobayashi, Takeshi Yamaguchi, Yasuhiro Nojiri, Masaki Yamato, Hiroyuki Fukumizu
-
Publication number: 20140063911Abstract: A nonvolatile semiconductor memory device according to an embodiment comprises: a memory cell array including a plurality of memory layers; and a control unit configured to control a voltage applied to the memory cell array. Each of the memory layers comprises a first line and a second line, and further includes a memory cell disposed between the first line and the second line and including a variable resistance element. The control unit is configured to, when executing a forming operation on the memory cell array, execute the forming operation sequentially on the plurality of memory layers. The forming operation is executed sequentially on the memory layers in ascending order of a magnitude of a non-selected current flowing in a non-selected memory cell during the forming operation.Type: ApplicationFiled: March 18, 2013Publication date: March 6, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yasuhiro NOJIRI, Shigeki Kobayashi, Masaki Yamato, Hiroyuki Fukumizu