Patents by Inventor Hiroyuki Ode
Hiroyuki Ode has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12295148Abstract: A semiconductor memory device includes a first wiring extending in a first direction; a second wiring extending in a second direction and spaced from the first wiring in a third direction; a stacked body disposed between the first and second wirings and including conductive layers and insulating layers alternately stacked on top of one another in the third direction; a columnar body extending through the stacked body and including: (a) an electrode disposed between the first wiring and the second wiring, (b) a memory layer disposed between the electrode and the conductive layers, and (c) a selection layer disposed between the electrode and the first wiring; and a diode disposed between the electrode and the second wiring.Type: GrantFiled: September 1, 2022Date of Patent: May 6, 2025Assignee: KIOXIA CORPORATIONInventors: Katsuyoshi Komatsu, Hiroki Tokuhira, Hiroshi Takehira, Hiroyuki Ode, Jieqiong Zhang
-
Publication number: 20240237563Abstract: A semiconductor memory device includes a first wiring to a fifth wiring, a plurality of memory cells disposed between the wirings, and a first contact electrode to a third contact electrode. The first contact electrode is disposed between the first wiring and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The second contact electrode is disposed between the first contact electrode and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The third contact electrode is disposed between the second contact electrode and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The second contact electrode has a width larger than a width of the first contact electrode and larger than a width of the third contact electrode.Type: ApplicationFiled: December 26, 2023Publication date: July 11, 2024Applicant: Kioxia CorporationInventors: Hiroyuki Ode, Kotaro NODA
-
Publication number: 20240138274Abstract: A semiconductor memory device includes a first wiring to a fifth wiring, a plurality of memory cells disposed between the wirings, and a first contact electrode to a third contact electrode. The first contact electrode is disposed between the first wiring and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The second contact electrode is disposed between the first contact electrode and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The third contact electrode is disposed between the second contact electrode and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The second contact electrode has a width larger than a width of the first contact electrode and larger than a width of the third contact electrode.Type: ApplicationFiled: December 26, 2023Publication date: April 25, 2024Applicant: Kioxia CorporationInventors: Hiroyuki Ode, Kotaro NODA
-
Patent number: 11889777Abstract: A semiconductor memory device includes a first wiring to a fifth wiring, a plurality of memory cells disposed between the wirings, and a first contact electrode to a third contact electrode. The first contact electrode is disposed between the first wiring and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The second contact electrode is disposed between the first contact electrode and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The third contact electrode is disposed between the second contact electrode and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The second contact electrode has a width larger than a width of the first contact electrode and larger than a width of the third contact electrode.Type: GrantFiled: May 6, 2022Date of Patent: January 30, 2024Assignee: Kioxia CorporationInventors: Hiroyuki Ode, Kotaro Noda
-
Patent number: 11856880Abstract: A semiconductor storage device includes a first region, a second region, and a third region. The first region includes first wirings extending in a first direction, second wirings extending in a second direction, and a memory cells provided at intersections of the first and second wirings. The second region includes a contact extending in a third direction. The third region includes first dummy wirings extending in the first direction, and a second dummy wirings extending in the second direction. A width in the first direction of a first one of the second dummy wirings, closest to the first region or the second region in the first direction, is equal to or less than a width in the first direction of a second one of the second dummy wirings next closest to the first region or the second region in the first direction.Type: GrantFiled: March 3, 2021Date of Patent: December 26, 2023Assignee: KIOXIA CORPORATIONInventor: Hiroyuki Ode
-
Publication number: 20230402395Abstract: A semiconductor device includes: a semiconductor substrate including a first area and a second area; a plurality of memory cells provided in the first area; a mark provided in the second area and having a first side surface and a second side surface that intersects with the first side surface; and a plurality of patterns provided in the second area and provided on the first side surface and the second side surface.Type: ApplicationFiled: June 8, 2023Publication date: December 14, 2023Applicant: Kioxia CorporationInventors: Kotaro NODA, Kyoko NODA, Shosuke FUJII, Yusuke ARAYASHIKI, Hiroyuki ODE
-
Publication number: 20230301118Abstract: A semiconductor memory device includes a first wiring extending in a first direction; a second wiring extending in a second direction and spaced from the first wiring in a third direction; a stacked body disposed between the first and second wirings and including conductive layers and insulating layers alternately stacked on top of one another in the third direction; a columnar body extending through the stacked body and including: (a) an electrode disposed between the first wiring and the second wiring, (b) a memory layer disposed between the electrode and the conductive layers, and (c) a selection layer disposed between the electrode and the first wiring; and a diode disposed between the electrode and the second wiring.Type: ApplicationFiled: September 1, 2022Publication date: September 21, 2023Applicant: Kioxia CorporationInventors: Katsuyoshi KOMATSU, Hiroki TOKUHIRA, Hiroshi TAKEHIRA, Hiroyuki ODE, Jieqiong ZHANG
-
Publication number: 20230301209Abstract: According to one embodiment, a semiconductor storage device includes a first electrode and a second electrode spaced in a first direction and a phase change layer provided between the first electrode and the second electrode. The phase change layer comprises at least one of germanium (Ge), antimony (Sb), and tellurium (Te). The phase change layer is configured to be able to transition to a first state in which a volume ratio of an amorphous phase to a crystalline phase is a first ratio, a second state in which the volume ratio is a second ratio larger than the first ratio, and a third state in which the volume ratio is a third ratio larger than the second ratio.Type: ApplicationFiled: September 1, 2022Publication date: September 21, 2023Inventors: Hiroyuki ODE, Yuki OHNISHI, Ibuki WATANABE
-
Patent number: 11508906Abstract: According to one embodiment, a semiconductor memory device includes: a first and a second wirings; a third wiring disposed between them; a first phase change layer disposed between the first and the third wirings; a first conducting layer disposed on a first wiring side surface of the first phase change layer; a second conducting layer disposed on a third wiring side surface of the first phase change layer; a second phase change layer disposed between the third and the second wirings; a third conducting layer disposed on a third wiring side surface of the second phase change layer; and a fourth conducting layer disposed on a second wiring side surface of the second phase change layer. The first and the fourth conducting layers have coefficients of thermal conductivity larger or smaller than the coefficients of thermal conductivity of the second and the third conducting layers.Type: GrantFiled: March 5, 2020Date of Patent: November 22, 2022Assignee: KIOXIA CORPORATIONInventor: Hiroyuki Ode
-
Publication number: 20220263021Abstract: A semiconductor memory device includes a first wiring to a fifth wiring, a plurality of memory cells disposed between the wirings, and a first contact electrode to a third contact electrode. The first contact electrode is disposed between the first wiring and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The second contact electrode is disposed between the first contact electrode and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The third contact electrode is disposed between the second contact electrode and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The second contact electrode has a width larger than a width of the first contact electrode and larger than a width of the third contact electrode.Type: ApplicationFiled: May 6, 2022Publication date: August 18, 2022Applicant: Kioxia CorporationInventors: Hiroyuki Ode, Kotaro NODA
-
Patent number: 11387276Abstract: A storage device includes first wiring layers extending in a first direction; second wiring layers extending in a second direction; third wiring layers extending in the second direction; a first memory cell arranged at each cross point of one second wiring layer and one first wiring layer; fourth wiring layers extending in the first direction; and a second memory cell arranged at each cross point of one fourth wiring layer and one third wiring layer. The second wiring layer has a first surface in contact with the third wiring layer and a second surface that has a portion extending in the first direction, the extended portion of the second surface being longer than the first surface in the first direction, the second surface being spaced from the first surface in the third direction.Type: GrantFiled: September 3, 2020Date of Patent: July 12, 2022Assignee: KIOXIA CORPORATIONInventors: Kotaro Noda, Hiroyuki Ode
-
Patent number: 11349073Abstract: A semiconductor memory device includes a first wiring to a fifth wiring, a plurality of memory cells disposed between the wirings, and a first contact electrode to a third contact electrode. The first contact electrode is disposed between the first wiring and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The second contact electrode is disposed between the first contact electrode and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The third contact electrode is disposed between the second contact electrode and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The second contact electrode has a width larger than a width of the first contact electrode and larger than a width of the third contact electrode.Type: GrantFiled: September 15, 2020Date of Patent: May 31, 2022Assignee: Kioxia CorporationInventors: Hiroyuki Ode, Kotaro Noda
-
Publication number: 20220085291Abstract: A semiconductor storage device includes a first region, a second region, and a third region. The first region includes first wirings extending in a first direction, second wirings extending in a second direction, and a memory cells provided at intersections of the first and second wirings. The second region includes a contact extending in a third direction. The third region includes first dummy wirings extending in the first direction, and a second dummy wirings extending in the second direction. A width in the first direction of a first one of the second dummy wirings, closest to the first region or the second region in the first direction, is equal to or less than a width in the first direction of a second one of the second dummy wirings next closest to the first region or the second region in the first direction.Type: ApplicationFiled: March 3, 2021Publication date: March 17, 2022Inventor: Hiroyuki ODE
-
Patent number: 11145590Abstract: According to one embodiment, a semiconductor memory device includes: a substrate including a first area, a second area, and a third area, the second and the third areas being adjacent to the first area; a first insulating layer disposed in the first to the third areas; a first wiring disposed on a surface of the first insulating layer in the first area; a first memory cell disposed on the first wiring; a second wiring disposed on the first memory cell; and a contact connected to the second wiring in the second area. The surface of the first insulating layer includes: first surfaces disposed in at least one of the second area and the third area and arranged in the first direction; and second surfaces disposed between the first surfaces. The second surfaces are close to or far from the substrate compared with the first surfaces.Type: GrantFiled: March 5, 2020Date of Patent: October 12, 2021Assignee: Kioxia CorporationInventor: Hiroyuki Ode
-
Publication number: 20210296583Abstract: A semiconductor memory device includes a first wiring to a fifth wiring, a plurality of memory cells disposed between the wirings, and a first contact electrode to a third contact electrode. The first contact electrode is disposed between the first wiring and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The second contact electrode is disposed between the first contact electrode and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The third contact electrode is disposed between the second contact electrode and the fifth wiring, and is electrically connected to the first wiring and the fifth wiring. The second contact electrode has a width larger than a width of the first contact electrode and larger than a width of the third contact electrode.Type: ApplicationFiled: September 15, 2020Publication date: September 23, 2021Applicant: Kioxia CorporationInventors: Hiroyuki ODE, Kotaro NODA
-
Publication number: 20210265427Abstract: A storage device includes first wiring layers extending in a first direction; second wiring layers extending in a second direction; third wiring layers extending in the second direction; a first memory cell arranged at each cross point of one second wiring layer and one first wiring layer; fourth wiring layers extending in the first direction; and a second memory cell arranged at each cross point of one fourth wiring layer and one third wiring layer. The second wiring layer has a first surface in contact with the third wiring layer and a second surface that has a portion extending in the first direction, the extended portion of the second surface being longer than the first surface in the first direction, the second surface being spaced from the first surface in the third direction.Type: ApplicationFiled: September 3, 2020Publication date: August 26, 2021Applicant: Kioxia CorporationInventors: Kotaro NODA, Hiroyuki ODE
-
Publication number: 20210066586Abstract: According to one embodiment, a semiconductor memory device includes: a first and a second wirings; a third wiring disposed between them; a first phase change layer disposed between the first and the third wirings; a first conducting layer disposed on a first wiring side surface of the first phase change layer; a second conducting layer disposed on a third wiring side surface of the first phase change layer; a second phase change layer disposed between the third and the second wirings; a third conducting layer disposed on a third wiring side surface of the second phase change layer; and a fourth conducting layer disposed on a second wiring side surface of the second phase change layer. The first and the fourth conducting layers have coefficients of thermal conductivity larger or smaller than the coefficients of thermal conductivity of the second and the third conducting layers.Type: ApplicationFiled: March 5, 2020Publication date: March 4, 2021Applicant: KIOXIA CORPORATIONInventor: Hiroyuki ODE
-
Publication number: 20210043559Abstract: According to one embodiment, a semiconductor memory device includes: a substrate including a first area, a second area, and a third area, the second and the third areas being adjacent to the first area; a first insulating layer disposed in the first to the third areas; a first wiring disposed on a surface of the first insulating layer in the first area; a first memory cell disposed on the first wiring; a second wiring disposed on the first memory cell; and a contact connected to the second wiring in the second area. The surface of the first insulating layer includes: first surfaces disposed in at least one of the second area and the third area and arranged in the first direction; and second surfaces disposed between the first surfaces. The second surfaces are close to or far from the substrate compared with the first surfaces.Type: ApplicationFiled: March 5, 2020Publication date: February 11, 2021Applicant: Kioxia CorpoationInventor: Hiroyuki ODE
-
Publication number: 20210036218Abstract: According to one embodiment, a semiconductor memory device includes a first electrode and a second electrode, a phase change layer disposed between the first electrode and the second electrode, and a conducting layer disposed between the first electrode and the phase change layer. The phase change layer contains a crystal having a Face-Centered Cubic lattice structure with a first lattice constant. The conducting layer contains a crystal having a Face-Centered Cubic lattice structure with a second lattice constant. The second lattice constant is larger than 80% and smaller than 120% of the first lattice constant.Type: ApplicationFiled: March 5, 2020Publication date: February 4, 2021Applicant: Kioxia CorporationInventor: Hiroyuki ODE
-
Patent number: 10211259Abstract: A semiconductor memory device according to an embodiment comprises: a semiconductor substrate extending in a first direction and a second direction, the first and second directions intersecting each other; a first wiring line disposed above the semiconductor substrate and extending in the first direction; a second wiring line disposed above the semiconductor substrate and extending in a third direction, the third direction intersecting the first direction and the second direction; a variable resistance film disposed at an intersection of the first wiring line and the second wiring line; a first insulating film disposed aligned with the second wiring line in the first direction; a first film disposed between the first wiring line and the first insulating film; and a second film disposed between the first insulating film and the first film and configured from a material different from that of the first film.Type: GrantFiled: March 21, 2017Date of Patent: February 19, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Atsushi Oga, Mutsumi Okajima, Natsuki Fukuda, Takeshi Yamaguchi, Toshiharu Tanaka, Hiroyuki Ode