Patents by Inventor Hisataka Meguro
Hisataka Meguro has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10367000Abstract: According to one embodiment, a semiconductor device includes a foundation layer, a stacked body provided above the foundation layer, a semiconductor body, and a charge storage portion. The stacked body includes a plurality of electrode layers stacked with an air gap interposed, a plurality of select gate layers stacked in a stacking direction of the electrode layers, and an insulating body provided between the select gate layers adjacent to each other in the stacking direction. The semiconductor body extends in the stacking direction in the stacked body. The charge storage portion is provided between the semiconductor body and one of the electrode layers.Type: GrantFiled: September 8, 2017Date of Patent: July 30, 2019Assignee: Toshiba Memory CorporationInventors: Takashi Fukushima, Katsuyuki Sekine, Satoshi Nagashima, Hisataka Meguro
-
Publication number: 20180277555Abstract: According to one embodiment, a semiconductor device includes a foundation layer, a stacked body provided above the foundation layer, a semiconductor body, and a charge storage portion. The stacked body includes a plurality of electrode layers stacked with an air gap interposed, a plurality of select gate layers stacked in a stacking direction of the electrode layers, and an insulating body provided between the select gate layers adjacent to each other in the stacking direction. The semiconductor body extends in the stacking direction in the stacked body. The charge storage portion is provided between the semiconductor body and one of the electrode layers.Type: ApplicationFiled: September 8, 2017Publication date: September 27, 2018Applicant: Toshiba Memory CorporationInventors: Takashi Fukushima, Katsuyuki Sekine, Satoshi Nagashima, Hisataka Meguro
-
Patent number: 9953998Abstract: A method for manufacturing a semiconductor memory device includes forming a first insulating layer on a conductive layer; forming a second insulating layer on the first insulating layer, the second insulating layer including a first layer and a second layer having nitrogen and hydrogen bonds with higher density than a density thereof in the first layer; forming a third insulating layer on the second insulating layer; forming a semiconductor layer extending through the first insulating layer and the second insulating layer in a direction toward the third insulating layer from the conductive layer; selectively removing the second insulating layer to form a space, the first insulating layer being exposed in the space; forming the fourth insulating layer between the conductive layer and the first insulating layer, the fourth insulating layer being formed by thermally oxidizing the conductive layer through the first insulating layer in the space.Type: GrantFiled: September 7, 2016Date of Patent: April 24, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Masahisa Sonoda, Hisataka Meguro, Hideaki Masuda
-
Patent number: 9865616Abstract: A semiconductor memory device according to one embodiment includes a stacked body, a semiconductor pillar and a plurality of charge storage films. The stacked body includes a plurality of electrode films and air gaps. The plurality of electrode films are disposed to be separated from each other along a first direction. Each of the air gaps is made between the electrode films. The semiconductor pillar extends in the first direction and pierces the stacked body. The plurality of charge storage films are provided between the semiconductor pillar and the plurality of electrode films. The plurality of charge storage films are partitioned every electrode film.Type: GrantFiled: July 14, 2016Date of Patent: January 9, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takashi Shimizu, Hisataka Meguro, Shinya Takahashi, Ryota Katsumata
-
Publication number: 20170256562Abstract: A method for manufacturing a semiconductor memory device includes forming a first insulating layer on a conductive layer; forming a second insulating layer on the first insulating layer, the second insulating layer including a first layer and a second layer having nitrogen and hydrogen bonds with higher density than a density thereof in the first layer; forming a third insulating layer on the second insulating layer; forming a semiconductor layer extending through the first insulating layer and the second insulating layer in a direction toward the third insulating layer from the conductive layer; selectively removing the second insulating layer to form a space, the first insulating layer being exposed in the space; forming the fourth insulating layer between the conductive layer and the first insulating layer, the fourth insulating layer being formed by thermally oxidizing the conductive layer through the first insulating layer in the space.Type: ApplicationFiled: September 7, 2016Publication date: September 7, 2017Applicant: Kabushiki Kaisha ToshibaInventors: Masahisa SONODA, Hisataka MEGURO, Hideaki MASUDA
-
Publication number: 20170229474Abstract: A semiconductor memory device according to one embodiment includes a stacked body, a semiconductor pillar and a plurality of charge storage films. The stacked body includes a plurality of electrode films and air gaps. The plurality of electrode films are disposed to be separated from each other along a first direction. Each of the air gaps is made between the electrode films. The semiconductor pillar extends in the first direction and pierces the stacked body. The plurality of charge storage films are provided between the semiconductor pillar and the plurality of electrode films. The plurality of charge storage films are partitioned every electrode film.Type: ApplicationFiled: July 14, 2016Publication date: August 10, 2017Applicant: Kabushiki Kaisha ToshibaInventors: Takashi SHIMIZU, Hisataka MEGURO, Shinya TAKAHASHI, Ryota KATSUMATA
-
Publication number: 20160322379Abstract: According to an embodiment, a semiconductor memory device comprises a plurality of control gate electrodes, a semiconductor layer, a charge accumulation layer, and a contact. The plurality of control gate electrodes are stacked on a substrate. The semiconductor layer has one end thereof connected to the substrate, has as its longitudinal direction a direction perpendicular to the substrate, and faces the plurality of control gate electrodes. The charge accumulation layer is positioned between the control gate electrode and the semiconductor layer. The contact has its lower end connected to the substrate, and has its lower end and its upper end configured from a metal silicide.Type: ApplicationFiled: September 9, 2015Publication date: November 3, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Takao OOMORI, Takanobu ITOH, Hisataka MEGURO, Hideaki HARAKAWA
-
Publication number: 20160079265Abstract: This nonvolatile semiconductor memory device includes a semiconductor substrate and a first semiconductor layer formed on a surface of the semiconductor substrate. A memory cell array is formed by coupling a plurality of memory cells in series, and includes a memory string formed to extend in a first direction vertical to the surface of the semiconductor substrate. A contact extends in a direction vertical to the semiconductor substrate, and has one end coupled to the first semiconductor layer. The contact includes: a second semiconductor layer that is formed in the first semiconductor layer and has a higher impurity concentration than that of the first semiconductor layer; a silicide film that has one end coupled to the second semiconductor layer and extends in the first direction; and a metal film formed on an inner wall of the silicide film.Type: ApplicationFiled: March 12, 2015Publication date: March 17, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Yoshihiro AKUTSU, Hisataka Meguro
-
Publication number: 20150263044Abstract: A semiconductor storage device includes a semiconductor substrate; a first layer memory cell having the semiconductor substrate serving as a channel layer; a semiconductor layer provided along the first layer memory cell via an insulating film; and a second layer memory cell having the semiconductor layer serving as a channel layer, the semiconductor layer of the second memory cell layer comprises a polycrystalline silicon film including a single crystal region.Type: ApplicationFiled: March 11, 2015Publication date: September 17, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hiroyuki YAMASAKI, Hisataka MEGURO
-
Patent number: 9059035Abstract: A nonvolatile semiconductor memory device a first memory cell array layer, a first insulation layer formed on top of the first memory cell array layer, a second memory cell array layer formed on the first insulation layer, and a control gate. The first and second memory cell array layers have first and second NAND cell units provided with multiple first and second memory cells connected in series in a first direction and the first and second selection gates connected at both ends of the multiple first and second memory cells. The control gate is formed via an insulation layer between gates of the memory cells on both sides thereof in the first direction, and extends in the second direction perpendicular to the first direction.Type: GrantFiled: September 7, 2012Date of Patent: June 16, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Nagashima, Fumitaka Arai, Hisataka Meguro
-
Patent number: 8975178Abstract: According to one embodiment, a method of manufacturing a device, includes forming a first core including a line portion extending between first and second regions and having a first width and a fringe having a dimension larger than the first width, forming a mask on the fringe and on a first sidewall on the first core, removing the first core so that a remaining portion having a dimension larger than the first width is formed below the mask, forming a second sidewall on a pattern corresponding the first sidewall and the remaining portion, the second sidewall having a second width less than the first width and facing a first interval less than the first width in the first region and facing a second interval larger than the first interval in the second region.Type: GrantFiled: September 4, 2012Date of Patent: March 10, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Keisuke Kikutani, Satoshi Nagashima, Hidefumi Mukai, Takehiro Kondoh, Hisataka Meguro
-
Patent number: 8748965Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a memory cell transistor obtained by sequentially stacking the gate insulation film, the floating gate electrode, the interelectrode insulation film, and the control gate electrode over the channel semiconductor layer. The control gate electrode has a structure obtained by sequentially stacking the semiconductor film, the silicide phase-change suppressing layer, and the silicide film. In addition, the silicide phase-change suppressing layer includes a polycrystalline silicon film in which at least one of C, F, and N is doped in a concentration range of 1×1020 to 5×1021 [atom/cm3].Type: GrantFiled: August 3, 2011Date of Patent: June 10, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Nagashima, Junya Fujita, Hideyuki Yamawaki, Masahiro Kiyotoshi, Hisataka Meguro
-
Publication number: 20140070297Abstract: According to one embodiment, the semiconductor storage device includes a semiconductor substrate, a first pair of selection-gate electrodes including a first conductor layer and a second conductor layer, a second pair of selection-gate electrodes, a memory cell region formed in the area sandwiched by the first pair of selection-gate electrodes and the second pair of selection-gate electrodes, an interlayer-insulating film, a first contact provided between the first pair of selection gates and penetrates through the interlayer-insulating film and the first conductive film layer and is connected on the surface of the semiconductor substrate, and a second contact provided between the second pair of selection gates, in which first contact is connected to the first conductive film layer via an insulating film on the side surface thereof.Type: ApplicationFiled: September 3, 2013Publication date: March 13, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hiroyuki YAMASAKI, Hisataka MEGURO
-
Patent number: 8624317Abstract: Nonvolatile semiconductor memory device includes first memory cell array layer, first insulating layer formed thereabove, and second memory cell array layer formed thereabove. First memory cell array layer includes first NAND cell units each including plural first memory cells. The first memory cell includes first semiconductor layer, first gate insulating film formed thereabove, and first charge accumulation layer formed thereabove. The second memory cell array layer includes second NAND cell units each including plural second memory cells. The second memory cell includes second charge accumulation layer, second gate insulating film formed thereabove, and second semiconductor layer formed thereabove. Control gates are formed, via an inter-gate insulating film, on first-direction both sides of the first and second charge accumulation layers positioned the latter above the former via the first insulating layer. The control gates extend in a second direction perpendicular to the first direction.Type: GrantFiled: February 22, 2012Date of Patent: January 7, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Fumitaka Arai, Satoshi Nagashima, Hisataka Meguro, Hideto Takekida, Kenta Yamada
-
Patent number: 8592885Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a substrate, a tunneling insulating film, a floating gate, a leak suppression unit, an inter-gate insulating film, and a control gate. The substrate includes silicon. The tunneling insulating film is provided on the substrate. The floating gate is provided on the tunneling insulating film. The leak suppression unit is provided on the floating gate. The inter-gate insulating film is provided on the leak suppression unit. The control gate is provided on the inter-gate insulating film. The dielectric constant of the leak suppression unit is higher than a dielectric constant of the inter-gate insulating film.Type: GrantFiled: February 3, 2012Date of Patent: November 26, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Shigeru Kinoshita, Hisataka Meguro, Minori Kajimoto
-
Publication number: 20130248968Abstract: A nonvolatile semiconductor memory device a first memory cell array layer, a first insulation layer formed on top of the first memory cell array layer, a second memory cell array layer formed on the first insulation layer, and a control gate. The first and second memory cell array layers have first and second NAND cell units provided with multiple first and second memory cells connected in series in a first direction and the first and second selection gates connected at both ends of the multiple first and second memory cells. The control gate is formed via an insulation layer between gates of the memory cells on both sides thereof in the first direction, and extends in the second direction perpendicular to the first direction.Type: ApplicationFiled: September 7, 2012Publication date: September 26, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Satoshi NAGASHIMA, Fumitaka ARAI, Hisataka MEGURO
-
Patent number: 8541830Abstract: A nonvolatile semiconductor memory device according to an embodiment includes a plurality of cell array layers, each cell array layer including: a plurality of semiconductor layers that extends in a first direction; gate insulating layers; a plurality of floating gates arranged in the first direction; inter-gate insulating layers; and a plurality of control gates that extends in a second direction intersecting semiconductor layers, and faces the floating gates via the inter-gate insulating layers, in which, in the cell array layers adjacent each other in a stacking direction, the control gates of a lower cell array layer and the control gates of the an upper cell array layer are intersecting each other, and the floating gates within the lower cell array layer and the semiconductor layers within the upper cell array layer are aligned in position with each other.Type: GrantFiled: August 31, 2012Date of Patent: September 24, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Nagashima, Fumitaka Arai, Hisataka Meguro
-
Publication number: 20130237051Abstract: According to one embodiment, a method of manufacturing a device, includes forming a first core including a line portion extending between first and second regions and having a first width and a fringe having a dimension larger than the first width, forming a mask on the fringe and on a first sidewall on the first core, removing the first core so that a remaining portion having a dimension larger than the first width is formed below the mask, forming a second sidewall on a pattern corresponding the first sidewall and the remaining portion, the second sidewall having a second width less than the first width and facing a first interval less than the first width in the first region and facing a second interval larger than the first interval in the second region.Type: ApplicationFiled: September 4, 2012Publication date: September 12, 2013Inventors: Keisuke KIKUTANI, Satoshi NAGASHIMA, Hidefumi MUKAI, Takehiro KONDOH, Hisataka MEGURO
-
Publication number: 20130228844Abstract: A nonvolatile semiconductor memory device according to an embodiment includes a plurality of cell array layers, each cell array layer including: a plurality of semiconductor layers that extends in a first direction; gate insulating layers; a plurality of floating gates arranged in the first direction; inter-gate insulating layers; and a plurality of control gates that extends in a second direction intersecting semiconductor layers, and faces the floating gates via the inter-gate insulating layers, in which, in the cell array layers adjacent each other in a stacking direction, the control gates of a lower cell array layer and the control gates of the an upper cell array layer are intersecting each other, and the floating gates within the lower cell array layer and the semiconductor layers within the upper cell array layer are aligned in position with each other.Type: ApplicationFiled: August 31, 2012Publication date: September 5, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Satoshi NAGASHIMA, Fumitaka Arai, Hisataka Meguro
-
Publication number: 20120217571Abstract: Nonvolatile semiconductor memory device includes first memory cell array layer, first insulating layer formed thereabove, and second memory cell array layer formed thereabove. First memory cell array layer includes first NAND cell units each including plural first memory cells. The first memory cell includes first semiconductor layer, first gate insulating film formed thereabove, and first charge accumulation layer formed thereabove. The second memory cell array layer includes second NAND cell units each including plural second memory cells. The second memory cell includes second charge accumulation layer, second gate insulating film formed thereabove, and second semiconductor layer formed thereabove. Control gates are formed, via an inter-gate insulating film, on first-direction both sides of the first and second charge accumulation layers positioned the latter above the former via the first insulating layer. The control gates extend in a second direction perpendicular to the first direction.Type: ApplicationFiled: February 22, 2012Publication date: August 30, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Fumitaka ARAI, Satoshi Nagashima, Hisataka Meguro, Hideto Takekida, Kenta Yamada