Patents by Inventor Hisayuki Nagamine
Hisayuki Nagamine has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11581033Abstract: A sub-sense amplifier includes a semiconductor substrate, a first pair of complementary transistors, a second pair of complementary transistors, and at least one ground transistor. The first pair and second pair of complementary transistors and the ground transistor are formed on the semiconductor substrate. The first pair of complementary transistors are disposed in line symmetry with a center line of the sub-sense amplifier as a symmetry axis, and gates of the first pair of complementary transistors are coupled to a node. The second pair of complementary transistors are also disposed in line symmetry with the center line, wherein the current directions of the second pair of complementary transistors are the same. Sources and drains of the first pair of complementary transistors are coupled to gates and sources of the second pair of complementary transistors, respectively. The ground transistor connects in series with the second pair of complementary transistors.Type: GrantFiled: June 9, 2021Date of Patent: February 14, 2023Assignee: Powerchip Semiconductor Manufacturing CorporationInventor: Hisayuki Nagamine
-
Publication number: 20220399051Abstract: A sub-sense amplifier includes a semiconductor substrate, a first pair of complementary transistors, a second pair of complementary transistors, and at least one ground transistor. The first pair and second pair of complementary transistors and the ground transistor are formed on the semiconductor substrate. The first pair of complementary transistors are disposed in line symmetry with a center line of the sub-sense amplifier as a symmetry axis, and gates of the first pair of complementary transistors are coupled to a node. The second pair of complementary transistors are also disposed in line symmetry with the center line, wherein the current directions of the second pair of complementary transistors are the same. Sources and drains of the first pair of complementary transistors are coupled to gates and sources of the second pair of complementary transistors, respectively. The ground transistor connects in series with the second pair of complementary transistors.Type: ApplicationFiled: June 9, 2021Publication date: December 15, 2022Applicant: Powerchip Semiconductor Manufacturing CorporationInventor: Hisayuki Nagamine
-
Patent number: 10128802Abstract: Disclosed here is an apparatus that comprises an amplifier having first and second input nodes, first and second resistors, a first electrostatic discharge protection circuit coupled between the first input node and the first resistor, and a second electrostatic discharge protection circuit coupled between the second input node and the second resistor.Type: GrantFiled: July 19, 2017Date of Patent: November 13, 2018Assignee: Micron Technology, Inc.Inventors: Kazuhiro Yoshida, Hisayuki Nagamine
-
Publication number: 20170317652Abstract: Disclosed here is an apparatus that comprises an amplifier having first and second input nodes, first and second resistors, a first electrostatic discharge protection circuit coupled between the first input node and the first resistor, and a second electrostatic discharge protection circuit coupled between the second input node and the second resistor.Type: ApplicationFiled: July 19, 2017Publication date: November 2, 2017Applicant: MICRON TECHNOLOGY , INC.Inventors: KAZUHIRO YOSHIDA, HISAYUKI NAGAMINE
-
Patent number: 9742361Abstract: Disclosed here is an apparatus that comprises an amplifier having first and second input nodes, first and second resistors, a first electrostatic discharge protection circuit coupled between the first input node and the first resistor, and a second electrostatic discharge protection circuit coupled between the second input node and the second resistor.Type: GrantFiled: May 8, 2015Date of Patent: August 22, 2017Assignee: Micron Technology, Inc.Inventors: Kazuhiro Yoshida, Hisayuki Nagamine
-
Patent number: 9478525Abstract: One semiconductor device includes nine surface micro-bumps laid out in a 3×3 matrix on a semiconductor substrate, a transistor that contains first and second diffusion layers formed on the semiconductor substrate, and power-supply wiring laid out on the semiconductor substrate. The aforementioned first diffusion layer is connected to one of the surface micro-bumps, the second diffusion layer is connected to the power-supply wiring, and the transistor is laid out in the region between the surface micro-bumps located on one edge in an X direction and the surface micro-bumps located on the other edge in said X direction.Type: GrantFiled: June 12, 2014Date of Patent: October 25, 2016Assignee: PS4 LUXCO S.A.R.L.Inventors: Machio Segawa, Hisayuki Nagamine
-
Publication number: 20160148907Abstract: One semiconductor device includes nine surface micro-bumps laid out in a 3×3 matrix on a semiconductor substrate, a transistor that contains first and second diffusion layers formed on the semiconductor substrate, and power-supply wiring laid out on the semiconductor substrate. The aforementioned first diffusion layer is connected to one of the surface micro-bumps, the second diffusion layer is connected to the power-supply wiring, and the transistor is laid out in the region between the surface micro-bumps located on one edge in an X direction and the surface micro-bumps located on the other edge in said X direction.Type: ApplicationFiled: June 12, 2014Publication date: May 26, 2016Inventors: Machio Segawa, Hisayuki Nagamine
-
Patent number: 9337139Abstract: Disclosed herein is a device that includes: first and second memory cell arrays arranged in a first direction; a plurality of first bump electrodes disposed between the first and second memory cell arrays and arranged in line in a second direction crossing the first direction; a plurality of second bump electrodes disposed between the first bump electrodes and the second memory cell arrays and arranged in line in the second direction; a first area being between the first and second bump electrodes; a plurality of third bump electrodes disposed in the first area; and a first capacitor formed in the third area.Type: GrantFiled: March 13, 2013Date of Patent: May 10, 2016Assignee: PS4 Luxco S.a.r.l.Inventors: Tomohiro Kitano, Hisayuki Nagamine
-
Publication number: 20150341001Abstract: Disclosed here is an apparatus that comprises an amplifier having first and second input nodes, first and second resistors, a first electrostatic discharge protection circuit coupled between the first input node and the first resistor, and a second electrostatic discharge protection circuit coupled between the second input node and the second resistor.Type: ApplicationFiled: May 8, 2015Publication date: November 26, 2015Inventors: KAZUHIRO YOSHIDA, HISAYUKI NAGAMINE
-
Patent number: 9059165Abstract: Disclosed herein is a device that includes: first lines formed on a first wiring layer extending in a first direction; second lines formed on a second wiring layer extending in a second direction; and conductor plugs connecting the first lines to the second lines such that the first and second lines form a mesh-structure wiring. The first lines include first enlarged portions at intersection positions where the first and second lines cross to each other, a width in the second direction of the first enlarged portions is wider than a line width of the first lines at other than the intersection position. The second lines include second enlarged portions at the intersection positions, a width in the first direction of the second enlarged portions is wider than a line width of the second lines at other than the intersection position.Type: GrantFiled: March 13, 2013Date of Patent: June 16, 2015Assignee: PS4 Luxco S.a.r.l.Inventors: Shuichi Nagase, Hisayuki Nagamine
-
Patent number: 8928109Abstract: A semiconductor device is disclosed, which includes first and second power supply pads supplied with first and second power voltages, respectively, a first protection circuit coupled between the first and second power supply pads, and an internal circuit including a first power line and a plurality of transistors electrically coupled to the first power line. The first power line includes first and second portions, and the first portion is electrically connected to the first power supply pad. The device further includes a second protection circuit coupled between the second portion of the first power line and the second power supply pad.Type: GrantFiled: May 17, 2012Date of Patent: January 6, 2015Assignee: PS4 Luxco S.a.r.l.Inventors: Takashi Ishihara, Hisayuki Nagamine
-
Patent number: 8860187Abstract: A semiconductor device comprises a first external terminal having a first size, a plurality of second external terminals each having a second size smaller than the first size, an external terminal area in which the first external terminal and the second external terminals are arranged, and a plurality of wires connecting between the second external terminals and a plurality of circuits formed adjacent to the external terminal area and corresponding to the second external terminals. The second external terminals and the wires constitute a plurality of interfaces. Each of the interfaces includes at least one adjustment portion that adjusts a time constant of the wire so that the wires have the same time constant. At least part of the adjustment portions is located in a margin area produced in the external terminal area by a difference between the first size and the second size.Type: GrantFiled: March 10, 2014Date of Patent: October 14, 2014Assignee: PS4 Luxco S.A.R.L.Inventors: Tomohiro Kitano, Hisayuki Nagamine
-
Patent number: 8860094Abstract: A semiconductor device with a power wiring system. The device includes a multi-level wiring structure including a lower-level wiring layer and an upper-level wiring layer over the lower-level wiring layer, and the power wiring system includes a first power supply line and a second power supply line provided as the first-level wiring layer and extending in a first direction in substantially parallel to each other, a third power supply line provided as the upper-level wiring layer and extending in the first direction with overlapping the first power supply line, the first and third power supply lines conveying first and second power voltages, respectively, which are different from each other, and a fourth power supply line provided as the upper-level wiring layer and extending in the first direction with overlapping the second power supply line, the second and fourth power supply lines conveying the second and first power voltages, respectively.Type: GrantFiled: March 21, 2012Date of Patent: October 14, 2014Assignee: PS4 Luxco S.A.R.L.Inventors: Koji Yasumori, Hisayuki Nagamine, Yuki Miura
-
Patent number: 8848460Abstract: A plurality of buffer circuits and data buses coupled to the buffer circuits are included in a device. Each of the data buses includes first and second portions. The first portions of the data buses are arranged at a first pitch in the second direction, and the second portions of the data buses are arranged at a second pitch in the second direction, the second pitch being smaller than the first pitch.Type: GrantFiled: March 14, 2012Date of Patent: September 30, 2014Assignee: PS4 Luxco S.A.R.L.Inventors: Koji Yasumori, Hisayuki Nagamine
-
Patent number: 8830773Abstract: Disclosed herein is a device that includes: first and second memory mats each including a plurality of bit lines; a sense area arranged between the first and second memory mats; a column selection line provided on the first memory mat; and a compensation capacitance provided on the second memory mat. The sense area includes a plurality of sense amplifiers. Each of the sense amplifiers is connected to an associated one or ones of the bit lines. At least one of the sense amplifiers is selected based on a column selection signal supplied via the column selection line. At least a part of the compensation capacitance is formed in a same wiring layer as the column selection line.Type: GrantFiled: March 13, 2012Date of Patent: September 9, 2014Assignee: PS4 Luxco S.A.R.L.Inventors: Minoru Yamagami, Hisayuki Nagamine
-
Patent number: 8823173Abstract: A semiconductor device includes first and second wirings formed in a first wiring layer and extending parallel to an X direction, third and fourth wirings formed in a third wiring layer and extending parallel to a Y direction; fifth and sixth wirings formed in a second wiring layer positioned between the first and second wiring layers, a first contact conductor that connects the first wiring to the third wiring; and a second contact conductor that connects the second wiring to the fourth wiring. The first and second contact conductors are arranged in the X direction. Because the first and second contact conductors that connect wiring layers that are two or more layers apart are arranged in one direction, a prohibited area that is formed in the second wiring layer can be made narrower.Type: GrantFiled: January 11, 2013Date of Patent: September 2, 2014Assignee: PS4 Luxco S.A.R.L.Inventors: Koji Yasumori, Hisayuki Nagamine
-
Publication number: 20140191416Abstract: A semiconductor device comprises a first external terminal having a first size, a plurality of second external terminals each having a second size smaller than the first size, an external terminal area in which the first external terminal and the second external terminals are arranged, and a plurality of wires connecting between the second external terminals and a plurality of circuits formed adjacent to the external terminal area and corresponding to the second external terminals. The second external terminals and the wires constitute a plurality of interfaces. Each of the interfaces includes at least one adjustment portion that adjusts a time constant of the wire so that the wires have the same time constant. At least part of the adjustment portions is located in a margin area produced in the external terminal area by a difference between the first size and the second size.Type: ApplicationFiled: March 10, 2014Publication date: July 10, 2014Applicant: Elpida Memory, Inc.Inventors: Tomohiro KITANO, Hisayuki NAGAMINE
-
Patent number: 8767484Abstract: A semiconductor device comprises a first region and a second region. The first region includes a plurality of memory cells each of which holds respective data and a plurality of sense amplifiers that respectively amplify the data in the plurality of memory cells, based on a first voltage. The second region is provided along one side of the first region and includes a first power supply generation circuit that generates the first voltage, based on a second voltage. The second voltage being supplied to the first power supply circuit by a first power supply interconnect extends on the first region in a first direction parallel to the one side of the first region.Type: GrantFiled: June 6, 2012Date of Patent: July 1, 2014Inventors: Minoru Yamagami, Hisayuki Nagamine
-
Patent number: 8717795Abstract: Disclosed herein is a device that includes first and second ports arranged in a first direction and first and second circuits arranged between the first and second ports. The first and second ports are coupled to the first and second circuits, respectively. The first and second circuits include first and second sub circuits that control an operation timing thereof based on a timing signal, respectively. The control signal is transmitted through a control line extending in a second direction. Distances between the control line and the first and second sub circuits in the first direction are the same as each other. A coordinate of the control line in the first direction is different from an intermediate coordinate between coordinates of the first and second ports in the first direction.Type: GrantFiled: August 2, 2012Date of Patent: May 6, 2014Assignee: Elpida Memory, Inc.Inventors: Hayato Oishi, Hisayuki Nagamine
-
Publication number: 20140112047Abstract: A semiconductor device is disclosed which comprises a first wiring layer, a second wiring layer formed over the first wiring layer, data input/output terminals, and a data bus formed in the first and second wiring layers. The data bus includes N data lines transmitting data between a predetermined circuit and the input/output terminals. M first data lines among the N data lines have a length shorter than a predetermined length and residual N-M second data lines have a length longer than the predetermined length. Shield lines adjacent to the N data lines are formed in the first and second layers. The N data lines are arranged at positions at which the data lines do not overlap one another in a stacking direction of the first and second wiring layers.Type: ApplicationFiled: December 30, 2013Publication date: April 24, 2014Applicant: ELPIDA MEMORY, INC.Inventors: Takamitsu ONDA, Hisayuki NAGAMINE