Patents by Inventor Hsiang-Pang Li
Hsiang-Pang Li has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9564216Abstract: A memory circuit is described that includes an array of memory cells including a plurality of blocks. The circuit includes a controller including logic to execute program sequences for selected blocks in the plurality of blocks. The program sequences include patterns of program/verify cycles. The circuit includes logic to assign different patterns of program/verify cycles to different blocks in the plurality of blocks. The circuit includes logic to change a particular pattern assigned to a particular block in the plurality of blocks. The circuit includes logic to maintain statistics for blocks in the plurality of blocks, about performance of cells in the blocks in response to the patterns of program/verify cycles assigned to the blocks. The controller includes logic to apply a stress sequence to one of the selected blocks, the stress sequence including stress pulses applied to memory cells in the one of the selected blocks.Type: GrantFiled: April 9, 2015Date of Patent: February 7, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Win-San Khwa, Tzu-Hsiang Su, Chao-I Wu, Hsiang-Pang Li
-
Publication number: 20170032826Abstract: A memory system includes a memory array including a plurality of memory cells, and an encoder operatively coupled to the memory array, for encoding an original data element to be programmed into the memory cells into a uniform data element in which the number of “0”s approximately equals the number of “1”s.Type: ApplicationFiled: July 30, 2015Publication date: February 2, 2017Inventors: Hsiang-Pang LI, Kin-Chu HO
-
Patent number: 9558108Abstract: A method for managing block erase operations is provided for an array of memory cells including erasable blocks of memory cells in the array. The method comprises maintaining status data for a plurality of sub-blocks of the erasable blocks of the array. The status data indicate whether the sub-blocks are currently accessible and whether the sub-blocks are invalid. The method comprises, in response to a request to erase a selected sub-block of a particular erasable block, issuing an erase command to erase the particular block if the other sub-blocks of the particular erasable block are invalid, else updating the status data to indicate that the selected sub-block is invalid.Type: GrantFiled: September 4, 2013Date of Patent: January 31, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yu-Ming Chang, Yung-Chun Li, Hsing-Chen Lu, Hsiang-Pang Li, Cheng-Yuan Wang, Yuan-Hao Chang, Tei-Wei Kuo
-
Patent number: 9547586Abstract: A method is provided for managing a file system including data objects. The data objects, indirect pointers and source pointers are stored in containers that have addresses and include addressable units of a memory. The objects are mapped to addresses for corresponding containers. The indirect pointer in a particular container points to the address of a container in which the corresponding object is stored. The source pointer in the particular container points to the address of the container to which the object in the particular container is mapped. An object in a first container is moved to a second container. The source pointer in the first container is used to find a third container to which the object is mapped. The indirect pointer in the third container is updated to point to the second container. The source pointer in the second container is updated to point to the third container.Type: GrantFiled: July 11, 2013Date of Patent: January 17, 2017Assignee: Macronix International Co., Ltd.Inventors: Hung-Sheng Chang, Cheng-Yuan Wang, Hsiang-Pang Li, Yuan-Hao Chang, Pi-Cheng Hsiu, Tei-Wei Kuo
-
Patent number: 9513815Abstract: A method is provided for managing a memory device including a plurality of physical memory segments. A logical memory space is classified into a plurality of classifications based on usage specifications. The plurality of physical memory segments is allocated to corresponding logical addresses based on the plurality of classifications, and on usage statistics of the physical memory segments. A data structure is maintained recording translation between logical addresses in the logical memory space and physical addresses of the physical memory segments. The plurality of classifications includes a first classification and a second classification having different usage statistic requirements than the first classification. Logical addresses having the second classification can be redirected to physical segments allocated to logical addresses having the first classification, and the data structure can be updated to record redirected logical addresses.Type: GrantFiled: October 24, 2014Date of Patent: December 6, 2016Assignee: Macronix International Co., Ltd.Inventors: Ping-Chun Chang, Yuan-Hao Chang, Hung-Sheng Chang, Tei-Wei Kuo, Hsiang-Pang Li
-
Patent number: 9501396Abstract: A method for managing utilization of a memory including a physical address space comprises mapping logical addresses of data objects to locations within the physical address space, and defining a plurality of address segments in the space as an active window. The method comprises allowing writes of data objects having logical addresses mapped to locations within the plurality of address segments in the active window. The method comprises, upon detection of a request to write a data object having a logical address mapped to a location outside the active window, updating the mapping so that the logical address maps to a selected location within the active window, and then allowing the write to the selected location. The method comprises maintaining access data indicating utilization of the plurality of address segments in the active window, and adding and removing address segments from the active window in response to the access data.Type: GrantFiled: August 16, 2013Date of Patent: November 22, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hung-Sheng Chang, Cheng-Yuan Wang, Hsiang-Pang Li, Yuan-Hao Chang, Pi-Cheng Hsiu, Tei-Wei Kuo
-
Publication number: 20160328161Abstract: A method for writing data into a persistent storage device includes grouping a plurality of data entries stored in a temporary storage device to form a data unit, such that the data unit has a size equal to an integer multiple of a size of an access unit of the persistent storage device. The method further includes writing the data unit into the persistent storage device.Type: ApplicationFiled: May 5, 2015Publication date: November 10, 2016Inventors: Wei-Chieh HUANG, Li-Chun HUANG, Yu-Ming CHANG, Hung-Sheng CHANG, Hsiang-Pang LI, Ting-Yu LIU, Chien-Hsin LIU, Nai-Ping KUO
-
Patent number: 9478288Abstract: A method for programming a memory device comprises the following steps: performing an interleaving programming, including: programming a first memory cell during a first time interval and correspondingly verifying the first memory cell during a second time interval; programming a second memory cell during a third time interval and correspondingly verifying the second memory cell during a fourth time interval between the first and second time intervals; and inserting at least one dummy cycle between the first and second time intervals to ensure that a resistance change per unit of time of the first memory cell is less than a threshold.Type: GrantFiled: April 16, 2015Date of Patent: October 25, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Win-San Khwa, Tzu-Hsiang Su, Chao-I Wu, Hsiang-Pang Li, Yu-Ming Chang
-
Publication number: 20160307627Abstract: A method for programming a memory device comprises the following steps: performing an interleaving programming, including: programming a first memory cell during a first time interval and correspondingly verifying the first memory cell during a second time interval; programming a second memory cell during a third time interval and correspondingly verifying the second memory cell during a fourth time interval between the first and second time intervals; and inserting at least one dummy cycle between the first and second time intervals to ensure that a resistance change per unit of time of the first memory cell is less than a threshold.Type: ApplicationFiled: April 16, 2015Publication date: October 20, 2016Inventors: Win-San Khwa, Tzu-Hsiang Su, Chao-I Wu, Hsiang-Pang Li, Yu-Ming Chang
-
Publication number: 20160300617Abstract: A memory device and an erase method for the memory device are provided. The memory device includes plural blocks and a controller. The plural blocks include at least one first block and at least one second block. The erase method is controlled by the controller and includes the following steps. A first stage erase operation and a second stage erase operation are sequentially performed on the at least one first block in a first time interval and a second time interval. The first stage erase operation and the second stage erase operation are sequentially performed on the at least one second block in the second time interval and a third time interval.Type: ApplicationFiled: April 13, 2015Publication date: October 13, 2016Inventors: Yu-Ming Chang, Hsiang-Pang Li, Hung-Sheng Chang, Chih-Chang Hsieh, Kuo-Pin Chang
-
Publication number: 20160299710Abstract: A memory device includes a memory controller and a non-volatile memory communicatively coupled to the memory controller and storing a mapping table and a journal table. The memory controller is configured to write data and a logical address of the data into the non-volatile memory, load mapping information related to the logical address of the data from the mapping table of the non-volatile memory into a mapping cache of the memory controller, update the mapping cache with an updated mapping relationship between the logical address of the data and a physical address of the data, and perform a journaling operation to write the updated mapping relationship into the journal table.Type: ApplicationFiled: April 10, 2015Publication date: October 13, 2016Inventors: Yu-Ming CHANG, Wei-Chieh HUANG, Li-Chun HUANG, Hung-Sheng CHANG, Hsiang-Pang LI, Ting-Yu LIU, Chien-Hsin LIU, Nai-Ping KUO
-
Patent number: 9466384Abstract: A memory device and an erase method for the memory device are provided. The memory device includes plural blocks and a controller. The plural blocks include at least one first block and at least one second block. The erase method is controlled by the controller and includes the following steps. A first stage erase operation and a second stage erase operation are sequentially performed on the at least one first block in a first time interval and a second time interval. The first stage erase operation and the second stage erase operation are sequentially performed on the at least one second block in the second time interval and a third time interval.Type: GrantFiled: April 13, 2015Date of Patent: October 11, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yu-Ming Chang, Hsiang-Pang Li, Hung-Sheng Chang, Chih-Chang Hsieh, Kuo-Pin Chang
-
Publication number: 20160294418Abstract: A method for increasing coding reliability includes generating a generator matrix for an extended polar code including a standard polar code part and an additional frozen part. The standard polar code part has N bit-channels, including K information bit-channels and N?K frozen bit-channels. The additional frozen part has q additional frozen bit-channels. Among the K information bit-channels, q information bit-channels are re-polarized using the q additional frozen bit-channels. The method further includes receiving an input vector including K information bits and N+q?K frozen bits, and transforming, using the generator matrix, the input vector to an output vector including N+q encoded bits. The K information bits are allocated to the K information bit-channels, and the N+q?K frozen bits are allocated to the N?K frozen bit-channels and the q additional frozen bit-channels.Type: ApplicationFiled: July 8, 2015Publication date: October 6, 2016Inventors: Yu-Ming HUANG, Hsiang-Pang LI, Hsie-Chia CHANG
-
Patent number: 9460779Abstract: A memory sensing method is provided. The memory sensing method comprises the following steps: sensing a first memory unit to obtain a first sensing result; sensing a second memory unit to obtain a second sensing result; and looking up a one-time sensing table according to the first and second sensing results to obtain an output data.Type: GrantFiled: May 14, 2014Date of Patent: October 4, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Kin-Chu Ho, Hsiang-Pang Li
-
Publication number: 20160225446Abstract: A memory circuit is described that includes an array of memory cells including a plurality of blocks. The circuit includes a controller including logic to execute program sequences for selected blocks in the plurality of blocks. The program sequences include patterns of program/verify cycles. The circuit includes logic to assign different patterns of program/verify cycles to different blocks in the plurality of blocks. The circuit includes logic to change a particular pattern assigned to a particular block in the plurality of blocks. The circuit includes logic to maintain statistics for blocks in the plurality of blocks, about performance of cells in the blocks in response to the patterns of program/verify cycles assigned to the blocks. The controller includes logic to apply a stress sequence to one of the selected blocks, the stress sequence including stress pulses applied to memory cells in the one of the selected blocks.Type: ApplicationFiled: April 9, 2015Publication date: August 4, 2016Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: WIN-SAN KHWA, Tzu-Hsiang SU, CHAO-I WU, HSIANG-PANG LI
-
Publication number: 20160225448Abstract: A first memory cell including a phase change material. The first memory cell is programmable to store one data value of a plurality of data values. The plurality of data values are represented by a plurality of non-overlapping ranges of resistance of the first memory cell. At least one testing pulse is applied to the first memory cell to establish a cell resistance of the first memory cell in an intermediate range of resistance, the intermediate range of resistance in between first and second adjacent ranges in the plurality of non-overlapping ranges of resistance representing the plurality of data values. After applying the at least one testing pulse to the first memory cell, it is determined whether to apply at least one healing pulse to repair the first memory cell, depending on relative values of (i) the cell resistance in the intermediate range of resistance and (ii) a reference resistance in the intermediate range of resistance.Type: ApplicationFiled: April 8, 2016Publication date: August 4, 2016Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: WIN-SAN KHWA, CHAO-I WU, TZU-HSIANG SU, HSIANG-PANG LI
-
Patent number: 9396063Abstract: An operating method of a storage device is provided. The operating method comprises the following steps. First, a first data is read from a target address of a first storage unit. Then, an assisting unit checks whether the target address is corresponding to a second data stored in a second storage unit. If the target address is corresponding to the second data, the assisting unit updates the first data according to the second data to generate an updated data. Next, an Error Correction Code (ECC) performs a decoding process on the updated data to generate a decoded data.Type: GrantFiled: May 13, 2014Date of Patent: July 19, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ren-Shuo Liu, Meng-Yen Chuang, Chia-Lin Yang, Cheng-Hsuan Li, Kin-Chu Ho, Hsiang-Pang Li
-
Publication number: 20160154736Abstract: A cache system is provided. The cache system includes a first cache and a second cache. The first cache is configured for storing a first status of a plurality of data. The second cache is configured for storing a table. The table includes the plurality of data arranged from a highest level to a lowest level. The cache system is configured to update the first status of the plurality of data in the first cache. The cache system is further configured to update the table in the second cache according to the first status of the plurality of data.Type: ApplicationFiled: August 13, 2015Publication date: June 2, 2016Inventors: Hung-Sheng Chang, Hsiang-Pang Li, Yuan-Hao Chang, Tei-Wei Kuo
-
Publication number: 20160154674Abstract: A data processing system comprises a storage device, an interface module and a scheduler. The interface module is configured to dispatch a non-prioritized request via a first data path, and to transfer application-level information of an application via a second data path. The scheduler, coupled to the first and second data path, is configured to enable an access to the storage device according to the non-prioritized request and the application-level information respectively received from the first and second data paths.Type: ApplicationFiled: April 27, 2015Publication date: June 2, 2016Inventors: Ye-Jyun Lin, Hsiang-Pang Li, Shang-Xuan Zou, Chia-Lin Yang
-
Publication number: 20160154593Abstract: A memory system is provided. The memory system includes a memory controller and a first memory block. The first memory block is configured to store a first data from a top of the first memory block in a top-down fashion. The first memory block is configured to store a first metadata corresponding to the first data from a bottom of the first memory block in a bottom-up fashion. The first data forms a first data area. The first metadata forms a first metadata area. And a first continuous space is formed between a bottom of the first data area and a top of the first metadata area.Type: ApplicationFiled: July 29, 2015Publication date: June 2, 2016Inventors: Hung-Sheng Chang, Hsiang-Pang Li, Chun-Ta Lin, Yuan-Hao Chang, Tei-Wei Kuo