Patents by Inventor Hsu-Yu Chang
Hsu-Yu Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190287973Abstract: An impurity source film is formed along a portion of a non-planar semiconductor fin structure. The impurity source film may serve as source of an impurity that becomes electrically active subsequent to diffusing from the source film into the semiconductor fin. In one embodiment, an impurity source film is disposed adjacent to a sidewall surface of a portion of a sub-fin region disposed between an active region of the fin and the substrate and is more proximate to the substrate than to the active area.Type: ApplicationFiled: June 3, 2019Publication date: September 19, 2019Applicant: Intel CorporationInventors: Chia-Hong Jan, Walid M. Hafez, Jeng-Ya David Yeh, Hsu-Yu Chang, Neville L. Dias, Chanaka D. Munasinghe
-
Publication number: 20190278022Abstract: Embodiments of the invention include an electromagnetic waveguide and methods of forming electromagnetic waveguides. In an embodiment, the electromagnetic waveguide may include a first semiconductor fin extending up from a substrate and a second semiconductor fin extending up from the substrate. The fins may be bent towards each other so that a centerline of the first semiconductor fin and a centerline of the second semiconductor fin extend from the substrate at a non-orthogonal angle. Accordingly, a cavity may be defined by the first semiconductor fin, the second semiconductor fin, and a top surface of the substrate. Embodiments of the invention may include a metallic layer and a cladding layer lining the surfaces of the cavity. Additional embodiments may include a core formed in the cavity.Type: ApplicationFiled: December 30, 2016Publication date: September 12, 2019Inventors: Rahul RAMASWAMY, Chia-Hong JAN, Walid HAFEZ, Neville DIAS, Hsu-Yu CHANG, Roman W. OLAC-VAW, Chen-Guan LEE
-
Publication number: 20190245098Abstract: A transistor including a channel disposed between a source and a drain, a gate electrode disposed on the channel and surrounding the channel, wherein the source and the drain are formed in a body on a substrate and the channel is separated from the body. A method of forming an integrated circuit device including forming a trench in a dielectric layer on a substrate, the trench including dimensions for a transistor body including a width; forming a channel material in the trench; recessing the dielectric layer to expose a first portion of the channel material; increasing a width dimension of the exposed channel material; recessing the dielectric layer to expose a second portion of the channel material; removing the second portion of the channel material; and forming a gate stack on the first portion of the channel material, the gate stack including a gate dielectric and a gate electrode.Type: ApplicationFiled: December 13, 2016Publication date: August 8, 2019Inventors: Rahul RAMASWAMY, Hsu-Yu CHANG, Chia-Hong JAN, Walid M. HAFEZ, Neville L. DIAS, Roman W. OLAC-VAW, Chen-Guan LEE
-
Publication number: 20190237564Abstract: A transistor including a source and a drain each formed in a substrate; a channel disposed in the substrate between the source and drain, wherein the channel includes opposing sidewalls with a distance between the opposing sidewalls defining a width dimension of the channel and wherein the opposing sidewalls extend a distance below a surface of the substrate; and a gate electrode on the channel. A method of forming a transistor including forming a source and a drain in an area of a substrate; forming a source contact on the source and a drain contact on the drain; after forming the source contact and the drain contact, forming a channel in the substrate in an area between the source and drain, the channel including a body having opposing sidewalls separated by a length dimension; and forming a gate contact on the channel.Type: ApplicationFiled: December 12, 2016Publication date: August 1, 2019Inventors: Chia-Hong JAN, Walid M. HAFEZ, Neville L. DIAS, Rahul RAMASWAMY, Hsu-Yu CHANG, Roman W. OLAC-VAW, Chen-Guan LEE
-
Publication number: 20190206980Abstract: Fin-based thin film resistors, and methods of fabricating fin-based thin film resistors, are described. In an example, an integrated circuit structure includes a fin protruding through a trench isolation region above a substrate. The fin includes a semiconductor material and has a top surface, a first end, a second end, and a pair of sidewalls between the first end and the second end. An isolation layer is conformal with the top surface, the first end, the second end, and the pair of sidewalls of the fin. A resistor layer is conformal with the isolation layer conformal with the top surface, the first end, the second end, and the pair of sidewalls of the fin. A first anode cathode electrode is electrically connected to the resistor layer. A second anode or cathode electrode is electrically connected to the resistor layer.Type: ApplicationFiled: October 21, 2016Publication date: July 4, 2019Inventors: Chia-Hong JAN, Walid M. HAFEZ, Neville L. DIAS, Rahul RAMASWAMY, Hsu-Yu CHANG, Roman W. OLAC-VAW, Chen-Guan LEE
-
Patent number: 10340273Abstract: An impurity source film is formed along a portion of a non-planar semiconductor fin structure. The impurity source film may serve as source of an impurity that becomes electrically active subsequent to diffusing from the source film into the semiconductor fin. In one embodiment, an impurity source film is disposed adjacent to a sidewall surface of a portion of a sub-fin region disposed between an active region of the fin and the substrate and is more proximate to the substrate than to the active area.Type: GrantFiled: January 18, 2017Date of Patent: July 2, 2019Assignee: Intel CorporationInventors: Chia-Hong Jan, Walid M Hafez, Jeng-Ya David Yeh, Hsu-Yu Chang, Neville L Dias, Chanaka D Munasinghe
-
Publication number: 20190097057Abstract: An embodiment includes an apparatus comprising: a non-planar fin having first, second, and third portions each having major and minor axes and each being monolithic with each other; wherein (a) the major axes of the first, second, and third portions are parallel with each other, (b) the major axes of the first and second portions are non-collinear with each other, (c) each of the first, second, and third portions include a node of a transistor selected from the group comprising source, drain, and channel, (e) the first, second, and third portions comprise at least one finFET. Other embodiments are described herein.Type: ApplicationFiled: November 29, 2018Publication date: March 28, 2019Inventors: Neville L. Dias, Chia-Hong Jan, Walid M. Hafez, Roman W. Olac-Vaw, Hsu-Yu Chang, Ting Chang, Rahul Ramaswamy, Pei-Chi Liu
-
Patent number: 10192969Abstract: Semiconductor device(s) including a transistor with a gate electrode having a work function monotonically graduating across the gate electrode length, and method(s) to fabricate such a device. In embodiments, a gate metal work function is graduated between source and drain edges of the gate electrode for improved high voltage performance. In embodiments, thickness of a gate metal graduates from a non-zero value at the source edge to a greater thickness at the drain edge. In further embodiments, a high voltage transistor with graduated gate metal thickness is integrated with another transistor employing a gate electrode metal of nominal thickness. In embodiments, a method of fabricating a semiconductor device includes graduating a gate metal thickness between a source end and drain end by non-uniformly recessing the first gate metal within the first opening relative to the surrounding dielectric.Type: GrantFiled: August 19, 2014Date of Patent: January 29, 2019Assignee: Intel CorporationInventors: Chia-Hong Jan, Walid Hafez, Hsu-Yu Chang, Roman Olac-Vaw, Ting Chang, Rahul Ramaswamy, Pei-Chi Liu, Neville Dias
-
Publication number: 20190027604Abstract: Techniques are disclosed for forming a transistor with enhanced thermal performance. The enhanced thermal performance can be derived from the inclusion of thermal boost material adjacent to the transistor, where the material can be selected based on the transistor type being formed. In the case of PMOS devices, the adjacent thermal boost material may have a high positive linear coefficient of thermal expansion (CTE) (e.g., greater than 5 ppm/° C. at around 20° C.) and thus expand as operating temperatures increase, thereby inducing compressive strain on the channel region of an adjacent transistor and increasing carrier (e.g., hole) mobility. In the case of NMOS devices, the adjacent thermal boost material may have a negative linear CTE (e.g., less than 0 ppm/° C. at around 20° C.) and thus contract as operating temperatures increase, thereby inducing tensile strain on the channel region of an adjacent transistor and increasing carrier (e.g., electron) mobility.Type: ApplicationFiled: April 1, 2016Publication date: January 24, 2019Applicant: INTEL CORPORATIONInventors: CHEN-GUAN LEE, WALID M. HAFEZ, JOODONG PARK, CHIA-HONG JAN, HSU-YU CHANG
-
Patent number: 10164115Abstract: An embodiment includes an apparatus comprising: a non-planar fin having first, second, and third portions each having major and minor axes and each being monolithic with each other; wherein (a) the major axes of the first, second, and third portions are parallel with each other, (b) the major axes of the first and second portions are non-collinear with each other, (c) each of the first, second, and third portions include a node of a transistor selected from the group comprising source, drain, and channel, (e) the first, second, and third portions comprise at least one finFET. Other embodiments are described herein.Type: GrantFiled: June 27, 2014Date of Patent: December 25, 2018Assignee: Intel CorporationInventors: Neville L. Dias, Chia-Hong Jan, Walid M. Hafez, Roman W. Olac-Vaw, Hsu-Yu Chang, Ting Chang, Rahul Ramaswamy, Pei-Chi Liu
-
Publication number: 20180323260Abstract: Embodiments of the present invention are directed to dual threshold voltage (VT) channel devices and their methods of fabrication. In an example, a semiconductor device includes a gate stack disposed on a substrate, the substrate having a first lattice constant. A source region and a drain region are formed on opposite sides of the gate electrode. A channel region is disposed beneath the gate stack and between the source region and the drain region. The source region is disposed in a first recess having a first depth and the drain region disposed in a second recess having a second depth. The first recess is deeper than the second recess. A semiconductor material having a second lattice constant different than the first lattice constant is disposed in the first recess and the second recess.Type: ApplicationFiled: December 23, 2015Publication date: November 8, 2018Inventors: Hsu-Yu CHANG, Neville L. DIAS, Walid M. HAFEZ, Chia-Hong JAN, Roman W. OLAC-VAW, Chen-Guan LEE
-
Patent number: 10090304Abstract: An impurity source film is formed along a portion of a non-planar semiconductor fin structure. The impurity source film may serve as source of an impurity that becomes electrically active subsequent to diffusing from the source film into the semiconductor fin. In one embodiment, an impurity source film is disposed adjacent to a sidewall surface of a portion of a sub-fin region disposed between an active region of the fin and the substrate and is more proximate to the substrate than to the active area. In further embodiments, the impurity source film may provide a source of dopant that renders the sub-fin region complementarily doped relative to a region of the substrate forming a P/N junction that is at least part of an isolation structure electrically isolating the active fin region from a region of the substrate.Type: GrantFiled: September 25, 2013Date of Patent: October 2, 2018Assignee: Intel CorporationInventors: Walid M. Hafez, Chia-Hong Jan, Jeng-Ya D. Yeh, Hsu-Yu Chang, Neville Dias, Chanaka Munasinghe
-
Patent number: 9947585Abstract: An embodiment includes an apparatus comprising: a non-planar transistor comprising a fin, the fin including a source region having a source region width and a source region height, a channel region having a channel region width and a channel region height, a drain region having a drain width and a drain height, and a gate dielectric formed on a sidewall of the channel region; wherein the apparatus includes at least one of (a) the channel region width being wider than the source region width, and (b) the gate dielectric including a first gate dielectric thickness at a first location and a second gate dielectric thickness at a second location, the first and second locations located at an equivalent height on the sidewall and the first and second gate dielectrics thicknesses being unequal to one another. Other embodiments are described herein.Type: GrantFiled: June 27, 2014Date of Patent: April 17, 2018Assignee: Intel CorporationInventors: Nidhi Nidhi, Chia-Hong Jan, Roman W. Olac-Vaw, Hsu-Yu Chang, Neville L. Dias, Walid M. Hafez, Rahul Ramaswamy
-
Publication number: 20170207312Abstract: Semiconductor device(s) including a transistor with a gate electrode having a work function monotonically graduating across the gate electrode length, and method(s) to fabricate such a device. In embodiments, a gate metal work function is graduated between source and drain edges of the gate electrode for improved high voltage performance. In embodiments, thickness of a gate metal graduates from a non-zero value at the source edge to a greater thickness at the drain edge. In further embodiments, a high voltage transistor with graduated gate metal thickness is integrated with another transistor employing a gate electrode metal of nominal thickness. In embodiments, a method of fabricating a semiconductor device includes graduating a gate metal thickness between a source end and drain end by non-uniformly recessing the first gate metal within the first opening relative to the surrounding dielectric.Type: ApplicationFiled: August 19, 2014Publication date: July 20, 2017Inventors: Chia-Hong Jan, Walid Hafez, Hsu-Yu Chang, Roman Olac-Vaw, Ting Chang, Rahul Ramaswamy, Pei-Chi Liu, Neville Dias
-
Publication number: 20170162503Abstract: A MOS antifuse with an accelerated dielectric breakdown induced by a void or seam formed in the electrode. In some embodiments, the programming voltage at which a MOS antifuse undergoes dielectric breakdown is reduced through intentional damage to at least part of the MOS antifuse dielectric. In some embodiments, damage may be introduced during an etchback of an electrode material which has a seam formed during backfilling of the electrode material into an opening having a threshold aspect ratio. In further embodiments, a MOS antifuse bit-cell includes a MOS transistor and a MOS antifuse. The MOS transistor has a gate electrode that maintains a predetermined voltage threshold swing, while the MOS antifuse has a gate electrode with a void accelerated dielectric breakdown.Type: ApplicationFiled: August 19, 2014Publication date: June 8, 2017Inventors: Roman OLAC-VAW, Walid HAFEZ, Chia-Hong JAN, Hsu-Yu CHANG, Ting CHANG, Rahul RAMASWAMY, Pei-Chi LIU, Neville DIAS
-
Publication number: 20170125419Abstract: An impurity source film is formed along a portion of a non-planar semiconductor fin structure. The impurity source film may serve as source of an impurity that becomes electrically active subsequent to diffusing from the source film into the semiconductor fin. In one embodiment, an impurity source film is disposed adjacent to a sidewall surface of a portion of a sub-fin region disposed between an active region of the fin and the substrate and is more proximate to the substrate than to the active area.Type: ApplicationFiled: January 18, 2017Publication date: May 4, 2017Inventors: Chia-Hong Jan, Walid M. Hafez, Jeng-Ya David Yeh, Hsu-Yu Chang, Neville L. Dias, Chanaka D. Munasinghe
-
Publication number: 20170103923Abstract: An embodiment includes an apparatus comprising: a non-planar transistor comprising a fin, the fin including a source region having a source region width and a source region height, a channel region having a channel region width and a channel region height, a drain region having a drain width and a drain height, and a gate dielectric formed on a sidewall of the channel region; wherein the apparatus includes at least one of (a) the channel region width being wider than the source region width, and (b) the gate dielectric including a first gate dielectric thickness at a first location and a second gate dielectric thickness at a second location, the first and second locations located at an equivalent height on the sidewall and the first and second gate dielectrics thicknesses being unequal to one another. Other embodiments are described herein.Type: ApplicationFiled: June 27, 2014Publication date: April 13, 2017Inventors: NIDHI NIDHI, CHIA-HONG JAN, ROMAN W. OLAC-VAW, HSU-YU CHANG, NEVILLE L. DIAS, WALID M. HAFEZ, RAHUL RAMASWAMY
-
Publication number: 20170098709Abstract: An embodiment includes an apparatus comprising: a non-planar fm having first, second, and third portions each having major and minor axes and each being monolithic with each other; wherein (a) the major axes of the first, second, and third portions are parallel with each other, (b) the major axes of the first and second portions are non-collinear with each other, (c) each of the first, second, and third portions include a node of a transistor selected from the group comprising source, drain, and channel, (e) the first, second, and third portions comprise at least one fmFET. Other embodiments are described herein.Type: ApplicationFiled: June 27, 2014Publication date: April 6, 2017Applicant: Intel CorporationInventors: NEVILLE L. DIAS, CHIA-HONG JAN, WALID M. HAFEZ, ROMAN W. OLAC-VAW, HSU-YU CHANG, TING CHANG, RAHUL RAMASWAMY, PEI-CHI LIU
-
Publication number: 20160211262Abstract: An impurity source film is formed along a portion of a non-planar semiconductor fin structure. The impurity source film may serve as source of an impurity that becomes electrically active subsequent to diffusing from the source film into the semiconductor fin. In one embodiment, an impurity source film is disposed adjacent to a sidewall surface of a portion of a sub-fin region disposed between an active region of the fin and the substrate and is more proximate to the substrate than to the active area. In further embodiments, the impurity source film may provide a source of dopant that renders the sub-fin region complementarily doped relative to a region of the substrate forming a P/N junction that is at least part of an isolation structure electrically isolating the active fin region from a region of the substrate.Type: ApplicationFiled: September 25, 2013Publication date: July 21, 2016Inventors: Walid M. HAFEZ, Chia-Hong JAN, Jeng-Ya D. YEH, Hsu-Yu CHANG, Neville DIAS, Chanaka MUNASINGHE
-
Publication number: 20070065998Abstract: A polysilicon thin film fabrication method is provided, in which a heat-absorbing layer is used to provide sufficient heat for grain growth of an amorphous silicon thin film, and an insulating layer is used to isolate the heat-absorbing layer and the amorphous silicon thin film. A regular heat-conducting layer is used as a cooling source to control the crystallization position and grain size of the amorphous silicon thin film. Therefore, the amorphous silicon thin film can crystallize into a uniform polysilicon thin film, and the electrical characteristics of the polysilicon thin film can be stably controlled.Type: ApplicationFiled: September 22, 2005Publication date: March 22, 2007Inventors: Si-Chen Lee, Chao-Yu Meng, Hsu-Yu Chang