Patents by Inventor Huy M. Nguyen
Huy M. Nguyen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170012623Abstract: Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.Type: ApplicationFiled: June 24, 2016Publication date: January 12, 2017Inventors: Huy M. Nguyen, Vijay Gadde, Benedict Lau
-
Patent number: 9497051Abstract: A receiver that is selectively reconfigurable in a first and a second selectable configuration is disclosed. Configured in the first selectable configuration, the receiver may provide a low impedance input. Configured in the first selectable configuration, a low common-mode input signal may be received. In an embodiment, configured in the first selectable configuration, signaling technologies, such as a Near Ground Signaling (NGS) may be received. Configured in the second selectable configuration, the receiver may provide a high impedance input. Configured in the second selectable configuration, a high common-mode input signal may be received. In an embodiment, configured in the second selectable configuration, signaling technologies, such as a Low Voltage Differential Signaling (LVDS), Pseudo Open Drain Logic (PODL) signaling, Differential Rambus Signaling Level (DRSL), and/or Series Stub Terminated Logic (SSTL) signaling may be received.Type: GrantFiled: May 7, 2015Date of Patent: November 15, 2016Assignee: Rambus Inc.Inventor: Huy M. Nguyen
-
Patent number: 9391613Abstract: Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.Type: GrantFiled: October 15, 2015Date of Patent: July 12, 2016Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Benedict Lau
-
Publication number: 20160142053Abstract: Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.Type: ApplicationFiled: October 15, 2015Publication date: May 19, 2016Inventors: Huy M. Nguyen, Vijay Gadde, Benedict Lau
-
Patent number: 9231731Abstract: The common-mode input voltage of a common-gate input amplifier receiving a differential signal is set in an open-loop manner by basing the bias current and/or source load impedances of the common-gate amplifier on a transmitter bias current and driving impedance. The common-mode input voltage of a common-gate input amplifier receiving a differential signal may be set in a closed-loop manner using a feedback loop having a captured target voltage compared to the common-mode input voltage at a node of the amplifier. The common-mode input voltage of a common-gate input amplifier receiving a differential signal may be set in a continuous time closed loop manner by sending a reference current through resistances that are multiples of a resistance used to generate the reference current.Type: GrantFiled: April 5, 2013Date of Patent: January 5, 2016Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Kambiz Kaviani, Reza Navid, Jason Chia-Jen Wei, Xudong Shi, Scott C. Best
-
Patent number: 9191243Abstract: Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.Type: GrantFiled: September 25, 2012Date of Patent: November 17, 2015Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Benedict Lau
-
Publication number: 20150309517Abstract: An integrated circuit includes a voltage regulator to supply a regulated voltage and a data output that couples to an unterminated transmission line. The circuit draws a variable amount of power from the voltage regulator according to the data. The voltage regulator includes a first current generation circuit to provide a data transition-dependent current.Type: ApplicationFiled: April 29, 2015Publication date: October 29, 2015Inventors: Brian S. Leibowitz, Michael D. Bucher, Lei Luo, Chaofeng Charlie Huang, Amir Amirkhany, Huy M. Nguyen, Hsuan-Jung (Bruce) Su, John Wilson
-
Patent number: 9054916Abstract: A receiver that is selectively reconfigurable in a first and a second selectable configuration is disclosed. Configured in the first selectable configuration, the receiver may provide a low impedance input. Configured in the first selectable configuration, a low common-mode input signal may be received. In an embodiment, configured in the first selectable configuration, signaling technologies, such as a Near Ground Signaling (NGS) may be received. Configured in the second selectable configuration, the receiver may provide a high impedance input. Configured in the second selectable configuration, a high common-mode input signal may be received. In an embodiment, configured in the second selectable configuration, signaling technologies, such as a Low Voltage Differential Signaling (LVDS), Pseudo Open Drain Logic (PODL) signaling, Differential Rambus Signaling Level (DRSL), and/or Series Stub Terminated Logic (SSTL) signaling may be received.Type: GrantFiled: April 8, 2013Date of Patent: June 9, 2015Assignee: Rambus Inc.Inventor: Huy M. Nguyen
-
Patent number: 9046909Abstract: An integrated circuit includes a voltage regulator to supply a regulated voltage and a data output that couples to an unterminated transmission line. The circuit draws a variable amount of power from the voltage regulator according to the data. The voltage regulator includes a first current generation circuit to provide a data transition-dependent current.Type: GrantFiled: August 31, 2012Date of Patent: June 2, 2015Assignee: Rambus Inc.Inventors: Brian S. Leibowitz, Michael D. Bucher, Lei Luo, Chaofeng Charlie Huang, Amir Amirkhany, Huy M. Nguyen, Hsuan-Jung (Bruce) Su, John Wilson
-
Patent number: 8988100Abstract: Described are amplifiers that facilitate high-speed communication with calibrated drive strength and termination impedance. Drivers and termination elements can be divided into a number N of parallel portions, one or more of which can be disabled and updated without interfering with signal (e.g., clock or data) transmission. Some embodiments identify inactive elements by examining incoming signals.Type: GrantFiled: August 6, 2012Date of Patent: March 24, 2015Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Sivakumar Doraiswamy
-
Patent number: 8933729Abstract: Differential receivers are “stacked” and independently calibrated to different common-mode voltages. The different common-mode voltages may correspond to the common-mode voltages of stacked transmission circuits. Multiple stacks of samplers are connected to the same channels. The clocking of each stack of sampler circuits is phased (timed) such that the samplers in a given stack are not resolving at the same time. Samplers in a different stack and receiving a different common-mode voltage resolve at the same time.Type: GrantFiled: March 15, 2013Date of Patent: January 13, 2015Assignee: Rambus Inc.Inventors: Xudong Shi, Reza Navid, Jason Chia-Jen Wei, Huy M. Nguyen, Kambiz Kaviani
-
Publication number: 20140210545Abstract: An integrated circuit includes a voltage regulator to supply a regulated voltage and a data output that couples to an unterminated transmission line. The circuit draws a variable amount of power from the voltage regulator according to the data. The voltage regulator includes a first current generation circuit to provide a data transition-dependent current.Type: ApplicationFiled: August 31, 2012Publication date: July 31, 2014Inventors: Brian S. Leibowitz, Michael D. Bucher, Lei Luo, Chaofeng Charlie Huang, Amir Amirkhany, Huy M. Nguyen, Hsuan-Jung (Bruce) Su, John Wilson
-
Patent number: 8692573Abstract: Embodiments of a memory controller are described. This memory controller communicates signals to a memory device via a signal line, which can be a data signal line or a command/address signal line. Termination of the signal line is divided between an external impedance outside of the memory controller and an internal impedance within the memory controller. The memory controller does not activate the external impedance prior to communicating the signals and, therefore, does not deactivate the external impedance after communicating the signals. The internal impedance of the memory controller can be enabled or disabled in order to reduce interface power consumption. Moreover, the internal impedance may be implemented using a passive component, an active component or both. For example, the internal impedance may include either or both an on-die termination and at least one driver.Type: GrantFiled: December 9, 2011Date of Patent: April 8, 2014Assignee: Rambus Inc.Inventors: Kyung Suk Oh, Woopoung Kim, Huy M. Nguyen, Eugene C. Ho
-
Patent number: 8610307Abstract: A method of adjusting a voltage supply to an electronic device coupled to a wired communication link in accordance with a performance metric associated with the wired communication link. A voltage adjust signal is generated based on the performance metric. The voltage adjustment signal is then used for updating the voltage supply to the electronic device.Type: GrantFiled: January 22, 2013Date of Patent: December 17, 2013Assignee: Rambus Inc.Inventors: Jared LeVan Zerbe, Jaeha Kim, Yohan U. Frans, Huy M. Nguyen
-
Publication number: 20130264871Abstract: A method of adjusting a voltage supply to an electronic device coupled to a wired communication link in accordance with a performance metric associated with the wired communication link. A voltage adjust signal is generated based on the performance metric. The voltage adjustment signal is then used for updating the voltage supply to the electronic device.Type: ApplicationFiled: January 22, 2013Publication date: October 10, 2013Inventors: Jared LeVan Zerbe, Jaeha Kim, Yohan U. Frans, Huy M. Nguyen
-
Patent number: 8384423Abstract: A memory controller includes a transmit circuit coupled to an output node and a receive circuit coupled to an input node. The transmit circuit transmits first data to a memory device through the output node and the receive circuit is configured to receive second data from the memory device through the input node. The memory controller includes a calibration circuit and control logic coupled to the calibration circuit, where the calibration circuit and the control logic are configured to select a first reference voltage and a driver impedance for the transmit circuit and are configured to select a second reference voltage and a termination impedance for the receive circuit. The first reference voltage, the second reference voltage, the driver impedance and the termination impedance are selected from a set of pre-determined values, which are associated with different signaling modes for communication of the first data and the second data.Type: GrantFiled: May 20, 2008Date of Patent: February 26, 2013Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Bret G. Stott
-
Patent number: 8362642Abstract: A method of adjusting a voltage supply to an electronic device coupled to a wired communication link in accordance with a performance metric associated with the wired communication link. A voltage adjust signal is generated based on the performance metric. The voltage adjustment signal is then used for updating the voltage supply to the electronic device.Type: GrantFiled: February 28, 2008Date of Patent: January 29, 2013Assignee: Rambus Inc.Inventors: Jared LeVan Zerbe, Jaeha Kim, Yohan U. Frans, Huy M. Nguyen
-
Publication number: 20130021056Abstract: Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.Type: ApplicationFiled: September 25, 2012Publication date: January 24, 2013Applicant: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Benedict Lau
-
Publication number: 20120299619Abstract: Described are amplifiers that facilitate high-speed communication with calibrated drive strength and termination impedance. Drivers and termination elements can be divided into a number N of parallel portions, one or more of which can be disabled and updated without interfering with signal (e.g., clock or data) transmission. Some embodiments identify inactive elements by examining incoming signals.Type: ApplicationFiled: August 6, 2012Publication date: November 29, 2012Applicant: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Sivakumar Doriaswamy
-
Patent number: 8278968Abstract: Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.Type: GrantFiled: April 18, 2011Date of Patent: October 2, 2012Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Benedict Lau