Patents by Inventor Huy M. Nguyen
Huy M. Nguyen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8237468Abstract: Described are amplifiers that facilitate high-speed communication with calibrated drive strength and termination impedance. Drivers and termination elements can be divided into a number N of parallel portions, one or more of which can be disabled and updated without interfering with signal (e.g., clock or data) transmission. Some embodiments identify inactive elements by examining incoming signals.Type: GrantFiled: August 3, 2010Date of Patent: August 7, 2012Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Sivakumar Doraiswamy
-
Patent number: 8233332Abstract: A data system component having a state machine circuit and receivers that utilize high and low threshold signals permits accurate detection of strobe signal pattern edges such as those for preamble, burst and post-amble conditions in the strobe signal. The state machine circuit may then be configured to set conditions associated with further circuit elements such as for power saving, data reception, on-die termination, etc. based on the conditions detected in the strobe signal to improve data or memory system performance. The components may be implemented as part of memory controllers and/or memory such as a dynamic random access memory and used in memory read and write operations.Type: GrantFiled: January 28, 2011Date of Patent: July 31, 2012Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Bret G. Stott
-
Publication number: 20120081146Abstract: Embodiments of a memory controller are described. This memory controller communicates signals to a memory device via a signal line, which can be a data signal line or a command/address signal line. Termination of the signal line is divided between an external impedance outside of the memory controller and an internal impedance within the memory controller. The memory controller does not activate the external impedance prior to communicating the signals and, therefore, does not deactivate the external impedance after communicating the signals. The internal impedance of the memory controller can be enabled or disabled in order to reduce interface power consumption. Moreover, the internal impedance may be implemented using a passive component, an active component or both. For example, the internal impedance may include either or both an on-die termination and at least one driver.Type: ApplicationFiled: December 9, 2011Publication date: April 5, 2012Applicant: RAMBUS INC.Inventors: Kyung Suk Oh, Woopoung Kim, Huy M. Nguyen, Eugene C. Ho
-
Patent number: 8130010Abstract: Embodiments of a memory controller are described. This memory controller communicates signals to a memory device via a signal line, which can be a data signal line or a command/address signal line. Termination of the signal line is divided between an external impedance outside of the memory controller and an internal impedance within the memory controller. The memory controller does not activate the external impedance prior to communicating the signals and, therefore, does not deactivate the external impedance after communicating the signals. The internal impedance of the memory controller can be enabled or disabled in order to reduce interface power consumption. Moreover, the internal impedance may be implemented using a passive component, an active component or both. For example, the internal impedance may include either or both an on-die termination and at least one driver.Type: GrantFiled: February 7, 2011Date of Patent: March 6, 2012Assignee: Rambus Inc.Inventors: Kyung Suk Oh, Woopoung Kim, Huy M. Nguyen, Eugene C. Ho
-
Publication number: 20110249514Abstract: A data system component having a state machine circuit and receivers that utilize high and low threshold signals permits accurate detection of strobe signal pattern edges such as those for preamble, burst and post-amble conditions in the strobe signal. The state machine circuit may then be configured to set conditions associated with further circuit elements such as for power saving, data reception, on-die termination, etc. based on the conditions detected in the strobe signal to improve data or memory system performance. The components may be implemented as part of memory controllers and/or memory such as a dynamic random access memory and used in memory read and write operations.Type: ApplicationFiled: January 28, 2011Publication date: October 13, 2011Inventors: Huy M. Nguyen, Vijay Gadde, Bret-G. Stott
-
Publication number: 20110193591Abstract: Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.Type: ApplicationFiled: April 18, 2011Publication date: August 11, 2011Applicant: RAMBUS INC.Inventors: Huy M. Nguyen, Vijay Gadde, Benedict Lau
-
Publication number: 20110128040Abstract: Embodiments of a memory controller are described. This memory controller communicates signals to a memory device via a signal line, which can be a data signal line or a command/address signal line. Termination of the signal line is divided between an external impedance outside of the memory controller and an internal impedance within the memory controller. The memory controller does not activate the external impedance prior to communicating the signals and, therefore, does not deactivate the external impedance after communicating the signals. The internal impedance of the memory controller can be enabled or disabled in order to reduce interface power consumption. Moreover, the internal impedance may be implemented using a passive component, an active component or both. For example, the internal impedance may include either or both an on-die termination and at least one driver.Type: ApplicationFiled: February 7, 2011Publication date: June 2, 2011Applicant: RAMBUS INC.Inventors: Kyung Suk Oh, Woopoung Kim, Huy M. Nguyen, Eugene C. Ho
-
Patent number: 7932755Abstract: A circuit and method for synchronized clocking of components such as registers. Registers are clocked by individual component clock signals having the same frequency but potentially different phases due to differing propagation delays. Separate component clock signals are received by registers are brought into phase by evaluating the phases of the component clock signals at the registers, and synchronizing the component clock signal of each register to that of the previous register in a sequence.Type: GrantFiled: January 5, 2007Date of Patent: April 26, 2011Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Benedict C. Lau, Leung Yu, Jade M. Kizer
-
Patent number: 7928757Abstract: Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.Type: GrantFiled: June 21, 2010Date of Patent: April 19, 2011Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Benedict Lau
-
Patent number: 7915912Abstract: Embodiments of a memory controller are described. This memory controller communicates signals to a memory device via a signal line, which can be a data signal line or a command/address signal line. Termination of the signal line is divided between an external impedance outside of the memory controller and an internal impedance within the memory controller. The memory controller does not activate the external impedance prior to communicating the signals and, therefore, does not deactivate the external impedance after communicating the signals. The internal impedance of the memory controller can be enabled or disabled in order to reduce interface power consumption. Moreover, the internal impedance may be implemented using a passive component, an active component or both. For example, the internal impedance may include either or both an on-die termination and at least one driver.Type: GrantFiled: September 9, 2009Date of Patent: March 29, 2011Assignee: Rambus Inc.Inventors: Kyung Suk Oh, Woopoung Kim, Huy M. Nguyen, Eugene C. Ho
-
Patent number: 7898878Abstract: A data system component having a state machine circuit and receivers that utilize high and low threshold signals permits accurate detection of strobe signal pattern edges such as those for preamble, burst and post-amble conditions in the strobe signal. The state machine circuit may then be configured to set conditions associated with further circuit elements such as for power saving, data reception, on-die termination, etc. based on the conditions detected in the strobe signal to improve data or memory system performance. The components may be implemented as part of memory controllers and/or memory such as a dynamic random access memory and used in memory read and write operations.Type: GrantFiled: July 24, 2008Date of Patent: March 1, 2011Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Bret G. Stott
-
Publication number: 20110019760Abstract: A transmitter expresses continuous-time signals on alternate, parallel channels with reference to different supply voltages such that the signals on alternate channels have different common-mode voltages. At the transmitter, expressing the symbols using alternate supply voltages limits the maximum supply current used to express the signals and to transition between adjacent symbol sets. Limiting supply current ameliorates problems associated with simultaneous switching noise (SSN). At the receiver, the different common-mode voltages tend to balance the current to and from termination nodes, and consequently place reduced stress on a reference voltage. Providing different common-mode voltages on alternate channels may additionally reduce cross-talk between channels.Type: ApplicationFiled: July 9, 2010Publication date: January 27, 2011Applicant: Rambus Inc.Inventor: Huy M. Nguyen
-
Publication number: 20100318311Abstract: Described are amplifiers that facilitate high-speed communication with calibrated drive strength and termination impedance. Drivers and termination elements can be divided into a number N of parallel portions, one or more of which can be disabled and updated without interfering with signal (e.g., clock or data) transmission. Some embodiments identify inactive elements by examining incoming signals.Type: ApplicationFiled: August 3, 2010Publication date: December 16, 2010Applicant: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Sivakumar Doriaswamy
-
Publication number: 20100259295Abstract: Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.Type: ApplicationFiled: June 21, 2010Publication date: October 14, 2010Applicant: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Benedict Lau
-
Patent number: 7808278Abstract: Described are amplifiers that facilitate high-speed communication with calibrated drive strength and termination impedance. Drivers and termination elements can be divided into a number N of parallel portions, one or more of which can be disabled and updated without interfering with signal (e.g., clock or data) transmission. Some embodiments identify inactive elements by examining incoming signals.Type: GrantFiled: May 7, 2008Date of Patent: October 5, 2010Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Sivakumar Doriaswamy
-
Publication number: 20100202227Abstract: A memory controller includes a transmit circuit coupled to an output node and a receive circuit coupled to an input node. The transmit circuit transmits first data to a memory device through the output node and the receive circuit is configured to receive second data from the memory device through the input node. The memory controller includes a calibration circuit and control logic coupled to the calibration circuit, where the calibration circuit and the control logic are configured to select a first reference voltage and a driver impedance for the transmit circuit and are configured to select a second reference voltage and a termination impedance for the receive circuit. The first reference voltage, the second reference voltage, the driver impedance and the termination impedance are selected from a set of pre-determined values, which are associated with different signaling modes for communication of the first data and the second data.Type: ApplicationFiled: May 20, 2008Publication date: August 12, 2010Applicant: RAMBUS INC.Inventors: Huy M. Nguyen, Vijay Gadde, Bret G. Stott
-
Patent number: 7772876Abstract: Described are systems that employ configurable on-die termination elements that allow users to select from two or more termination topologies. One topology is programmable to support rail-to-rail or half-supply termination. Another topology selectively includes fixed or variable filter elements, thereby allowing the termination characteristics to be tuned for different levels of speed performance and power consumption. Termination voltages and impedances might also be adjusted.Type: GrantFiled: October 21, 2008Date of Patent: August 10, 2010Assignee: Rambus Inc.Inventor: Huy M. Nguyen
-
Patent number: 7741868Abstract: Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.Type: GrantFiled: July 20, 2009Date of Patent: June 22, 2010Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Benedict Lau
-
Publication number: 20100073023Abstract: Embodiments of a memory controller are described. This memory controller communicates signals to a memory device via a signal line, which can be a data signal line or a command/address signal line. Termination of the signal line is divided between an external impedance outside of the memory controller and an internal impedance within the memory controller. The memory controller does not activate the external impedance prior to communicating the signals and, therefore, does not deactivate the external impedance after communicating the signals. The internal impedance of the memory controller can be enabled or disabled in order to reduce interface power consumption. Moreover, the internal impedance may be implemented using a passive component, an active component or both. For example, the internal impedance may include either or both an on-die termination and at least one driver.Type: ApplicationFiled: September 9, 2009Publication date: March 25, 2010Applicant: RAMBUS INC.Inventors: Kyung Suk Oh, Woopoung Kim, Huy M. Nguyen, Eugene C. Ho
-
Publication number: 20100019834Abstract: A method of adjusting a voltage supply to an electronic device coupled to a wired communication link in accordance with a performance metric associated with the wired communication link. A voltage adjust signal is generated based on the performance metric. The voltage adjustment signal is then used for updating the voltage supply to the electronic device.Type: ApplicationFiled: February 28, 2008Publication date: January 28, 2010Inventors: Jared Levan Zerbe, Jaeha Kim, Yohan U. Frans, Huy M. Nguyen