Patents by Inventor Hyun Soon Jang
Hyun Soon Jang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20040252689Abstract: A memory system includes a synchronous memory responding to a clock signal and a memory controller generating a chip selection signal, a clock signal, and data packets including commands and addresses. The memory controller includes a packet controller is synchronously operable with the clock signal and converting the data packets into address and control signals adapted to a communication protocol for the synchronous memory when the chip selection signal is active.Type: ApplicationFiled: June 14, 2004Publication date: December 16, 2004Inventors: Bok-Gue Park, Ki-Chul Chun, Jong-Hyun Choi, Hyun-Soon Jang, Woo-Seop Jeong
-
Patent number: 6819617Abstract: Systems and methods for performing a PASR (partial array self-refresh) operation wherein a refresh operation for recharging stored data is performed on a portion (e.g., ½ ¼, ⅛, or {fraction (1/16)}) of one or more selected memory banks comprising a cell array in a semiconductor memory device. In one aspect, a PASR operation is performed by (1) controlling the generation of row addresses by a row address counter during a self-refresh operation and (2) controlling a self-refresh cycle generating circuit to adjust the self-refresh cycle output therefrom. The self-refresh cycle is adjusted in a manner that provides a reduction in the current dissipation during the PASR operation. In another aspect, a PASR operation is performed by controlling one or more row addresses corresponding to a partial cell array during a self-refresh operation, whereby a reduction in a self-refresh current dissipation is achieved by blocking the activation of a non-used block of a memory bank.Type: GrantFiled: June 2, 2003Date of Patent: November 16, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Hyong-Ryol Hwang, Jong-Hyun Choi, Hyun-Soon Jang
-
Publication number: 20040120176Abstract: A multi-chip package includes first through Nth semiconductor chips, each of which includes an input/output pad, an input/output driver coupled to the input/output pad, and an internal circuit. Each of the first through Nth semiconductor chips includes an internal pad for coupling the internal input/output driver and the internal circuit. The internal pads of the first through Nth semiconductor chips are coupled to each other such as via a common pad installed at a substrate. The input/output pad of the first semiconductor chip directly receives an input/output signal from a corresponding pin of the multi-chip package. The second through Nth semiconductor chips indirectly receive the input/output signal via the internal pads coupled to each other.Type: ApplicationFiled: November 26, 2003Publication date: June 24, 2004Inventors: Byung-Se So, Dong-Ho Lee, Hyun-Soon Jang
-
Patent number: 6751132Abstract: A semiconductor memory device which provides an improved operation performance in response to a relatively low external power voltage is included. The device comprises a plurality of direct-current voltage generating circuits for generating a plurality of direct-current voltages and a plurality of reference voltage generating circuits for generating reference voltages for the plurality of the direct-current voltage generating circuits, respectively.Type: GrantFiled: March 26, 2002Date of Patent: June 15, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Soon Jang, Jae-Hoon Kim
-
Publication number: 20040061560Abstract: In a frequency multiplier and a method of multiplying a frequency of an external clock signal, a data output buffer, and a semiconductor device including the frequency multiplier and the data output buffer, the frequency multiplier receives an external clock signal having a predetermined frequency and outputs an internal clock signal having greater frequency than the predetermined frequency. In the semiconductor device, the data output buffer outputs data tested in response to test data. Therefore, it is possible to test a plurality of memory cells at a time by using a clock signal having a low frequency. In addition, the time and cost required for the test can be greatly reduced, and conventional testing equipment that operates at a relatively low frequency can be effectively used.Type: ApplicationFiled: September 25, 2003Publication date: April 1, 2004Applicant: Samsung Electronics Co., Ltd.Inventors: Kyoung-Hwan Kwon, Hyun-Soon Jang, Kyu-Hyoun Kim
-
Publication number: 20040042299Abstract: A fuse bank of a semiconductor memory device is provided. The fuse bank includes first and second laser fuses. The first laser fuse includes a first laser fusing region disposed in a first direction, a first connecting line region bent in a second direction, and a second connecting line region bent in a third direction. The second laser fuse includes a second laser fusing region disposed in the first direction, a third connecting line region bent in the second direction, and a fourth connecting line region bent in the third direction. The first laser fuse and the second laser fuse have a space of a predetermined distance there between. The first and second laser fusing regions form a laser fusing region of the fuse bank, and the first and second laser fuse are disposed on a plane. The fuse bank is embodied on a single layer.Type: ApplicationFiled: July 14, 2003Publication date: March 4, 2004Inventors: Eun-Sung Seo, Hyun-Soon Jang
-
Publication number: 20030206427Abstract: Systems and methods for performing a PASR (partial array self-refresh) operation wherein a refresh operation for recharging stored data is performed on a portion (e.g., ½ ¼, ⅛, or {fraction (1/16)}) of one or more selected memory banks comprising a cell array in a semiconductor memory device. In one aspect, a PASR operation is performed by (1) controlling the generation of row addresses by a row address counter during a self-refresh operation and (2) controlling a self-refresh cycle generating circuit to adjust the self-refresh cycle output therefrom. The self-refresh cycle is adjusted in a manner that provides a reduction in the current dissipation during the PASR operation. In another aspect, a PASR operation is performed by controlling one or more row addresses corresponding to a partial cell array during a self-refresh operation, whereby a reduction in a self-refresh current dissipation is achieved by blocking the activation of a non-used block of a memory bank.Type: ApplicationFiled: June 2, 2003Publication date: November 6, 2003Inventors: Hyong-Ryol Hwang, Jong-Hyun Choi, Hyun-Soon Jang
-
Patent number: 6590822Abstract: Systems and methods for performing a PASR (partial array self-refresh) operation wherein a refresh operation for recharging stored data is performed on a portion (e.g., ½ ¼, ⅛, or {fraction (1/16)}) of one or more selected memory banks comprising a cell array in a semiconductor memory device. In one aspect, a PASR operation is performed by (1) controlling the generation of row addresses by a row address counter during a self-refresh operation and (2) controlling a self-refresh cycle generating circuit to adjust the self-refresh cycle output therefrom. The self-refresh cycle is adjusted in a manner that provides a reduction in the current dissipation during the PASR operation. In another aspect, a PASR operation is performed by controlling one or more row addresses corresponding to a partial cell array during a self-refresh operation, whereby a reduction in a self-refresh current dissipation is achieved by blocking the activation of a non-used block of a memory bank.Type: GrantFiled: August 9, 2001Date of Patent: July 8, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Hyong-Ryol Hwang, Jong-Hyun Choi, Hyun-Soon Jang
-
Patent number: 6560158Abstract: A semiconductor device is provided for controlling entry to and exit from a power down (DPD) mode of a semiconductor memory comprising; a plurality of voltage generators for providing operating voltages to the semiconductor memory; a DPD controller for detecting a DPD condition and generating a DPD signal to control the application of the operating voltages to the semiconductor memory; and biasing circuitry for biasing a plurality of nodes of at least one of the plurality of voltage generators to at least one predetermined voltage potential to prevent false triggering of circuits upon entry/exit of DPD mode.Type: GrantFiled: October 17, 2001Date of Patent: May 6, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-hyun Choi, Jei-hwan Yoo, Jong-eon Lee, Hyun-soon Jang
-
Patent number: 6510096Abstract: A semiconductor device for controlling entry to and exit from a power down mode (DPD) of a semiconductor memory, comprising a plurality of voltage generators for providing operating voltages to the semiconductor memory; a DPD controller for detecting a DPD condition and for generating a DPD signal to control the application of the operating voltages to the semiconductor memory; and circuitry for controlling the timing of turning on/off the plurality of voltage generators upon entry/exit of DPD mode to reduce surge current through the semiconductor memory to less than maximum current level.Type: GrantFiled: October 17, 2001Date of Patent: January 21, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-hyun Choi, Jei-hwan Yoo, Jong-eon Lee, Hyun-soon Jang
-
Publication number: 20020191466Abstract: Systems and methods for performing a PASR (partial array self-refresh) operation wherein a refresh operation for recharging stored data is performed on a portion (e.g., ½¼, ⅛, or {fraction (1/16)}) of one or more selected memory banks comprising a cell array in a semiconductor memory device. In one aspect, a PASR operation is performed by (1) controlling the generation of row addresses by a row address counter during a self-refresh operation and (2) controlling a self-refresh cycle generating circuit to adjust the self-refresh cycle output therefrom. The self-refresh cycle is adjusted in a manner that provides a reduction in the current dissipation during the PASR operation. In another aspect, a PASR operation is performed by controlling one or more row addresses corresponding to a partial cell array during a self-refresh operation, whereby a reduction in a self-refresh current dissipation is achieved by blocking the activation of a non-used block of a memory bank.Type: ApplicationFiled: August 9, 2001Publication date: December 19, 2002Applicant: Samsung Electronics Co., Ltd.Inventors: Hyong-Ryol Hwang, Jong-Hyun Choi, Hyun-Soon Jang
-
Patent number: 6476646Abstract: A semiconductor integrated circuit includes a sense amplifier for amplifying an input signal and a complement of the input signal. The sense amplifier includes cross-coupled transistors. Each unique cross-coupled transistor is coupled to a corresponding unique transistor formed as a diode. A resistor is coupled in series between one cross-coupled resistor and an input port receiving the input signal, and another resistor is coupled in series between the other cross-coupled transistor and another input port receiving the complement of the input signal. Resistances associated with the sources of each cross-coupled transistor provide the resistance of the resistors.Type: GrantFiled: September 18, 2001Date of Patent: November 5, 2002Assignee: Samsung Electronics Company, Ltd.Inventors: Jae-yoon Sim, Hyun-soon Jang, Woo-seop Jeong, Kyung-ho Kim
-
Publication number: 20020158275Abstract: A semiconductor device for controlling entry to and exit from a power down mode (DPD) of a semiconductor memory, comprising a plurality of voltage generators for providing operating voltages to the semiconductor memory; a DPD controller for detecting a DPD condition and for generating a DPD signal to control the application of the operating voltages to the semiconductor memory; and circuitry for controlling the timing of turning on/off the plurality of voltage generators upon entry/exit of DPD mode to reduce surge current through the semiconductor memory to less than maximum current level.Type: ApplicationFiled: October 17, 2001Publication date: October 31, 2002Applicant: Samsung Electronics Co., Ltd.Inventors: Jong-hyun Choi, Jei-hwan Yoo, Jong-eon Lee, Hyun-soon Jang
-
Publication number: 20020159322Abstract: A semiconductor device is provided for controlling entry to and exit from a power down (DPD) mode of a semiconductor memory comprising; a plurality of voltage generators for providing operating voltages to the semiconductor memory; a DPD controller for detecting a DPD condition and generating a DPD signal to control the application of the operating voltages to the semiconductor memory; and biasing circuitry for biasing a plurality of nodes of at least one of the plurality of voltage generators to at least one predetermined voltage potential to prevent false triggering of circuits upon entry/exit of DPD mode.Type: ApplicationFiled: October 17, 2001Publication date: October 31, 2002Applicant: Samsung Electronics Co., Ltd.Inventors: Jong-Hyun Choi, Jei-Hwan Yoo, Jong-Eon Lee, Hyun-Soon Jang
-
Publication number: 20020141248Abstract: A semiconductor memory device which provides an improved operation performance in response to a relatively low external power voltage is included. The device comprises a plurality of direct-current voltage generating circuits for generating a plurality of direct-current voltages and a plurality of reference voltage generating circuits for generating reference voltages for the plurality of the direct-current voltage generating circuits, respectively.Type: ApplicationFiled: March 26, 2002Publication date: October 3, 2002Inventors: Hyun-Soon Jang, Jae-Hoon Kim
-
Patent number: 6343036Abstract: A synchronous dynamic random access memory capable of accessing data in a memory cell array therein in synchronism with a system clock from an external system such as a central processing unit (CPU).Type: GrantFiled: September 18, 1998Date of Patent: January 29, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Churoo Park, Hyun-Soon Jang, Chull-Soo Kim, Myung-Ho Kim, Seung-Hun Lee, Si-Yeol Lee, Ho-Cheol Lee, Tae-Jin Kim, Yun-Ho Choi
-
Publication number: 20020008550Abstract: A semiconductor integrated circuit includes a sense amplifier for amplifying an input signal and a complement of the input signal. The sense amplifier includes cross-coupled transistors. Each unique cross-coupled transistor is coupled to a corresponding unique transistor formed as a diode. A resistor is coupled in series between one cross-coupled resistor and an input port receiving the input signal, and another resistor is coupled in series between the other cross-coupled transistor and another input port receiving the complement of the input signal. Resistances associated with the sources of each cross-coupled transistor provide the resistance of the resistors.Type: ApplicationFiled: September 18, 2001Publication date: January 24, 2002Inventors: Jae-Yoon Sim, Hyun-Soon Jang, Woo-Seop Jeong, Kyung-Ho Kim
-
Patent number: 6326815Abstract: A semiconductor integrated circuit includes a sense amplifier for amplifying an input signal and an complementary input signal, a full differential amplifier for amplifying the output of the sense amplifier, and a latch for latching the output of the full differential amplifier and outputting the latched output.Type: GrantFiled: April 12, 2000Date of Patent: December 4, 2001Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-yoon Sim, Hyun-soon Jang, Woo-seop Jeong, Kyung-ho Kim
-
Patent number: 6281745Abstract: A flexible internal power supply voltage generating circuit of a semiconductor memory device includes a step-down circuit and a selection circuit. The selection circuit selects the step-down circuit for use when the semiconductor device uses a high external power supply voltage but bypasses the step-down circuit for a low external power supply voltage. One such circuit additionally includes a power supply terminal and a control circuit. The power supply terminal receives an external power supply voltage. The control circuit compares a feedback internal power supply voltage with a reference voltage at the time of driving a word line and then generates a control voltage signal for controlling a DIP of an internal power supply voltage caused by driving the word line. A selection circuit selectively connects a high voltage node or a low voltage node to the power supply terminal according to the external power supply voltage.Type: GrantFiled: February 23, 2000Date of Patent: August 28, 2001Assignee: Samsung Electronics Co., Ltd.Inventors: Jae Hoon Kim, Hyun Soon Jang, Hoon Ryu
-
Patent number: 6058063Abstract: Integrated circuit memory devices (e.g., SDRAM) include an input buffer and a power reduction control circuit which disables the input buffer in response to an inactive chip select signal (CSB). The input buffer comprises a first differential amplifier having a first input electrically coupled to an input signal line (PX) and a first pull-up transistor electrically connected in series between a pull-up reference node of the first differential amplifier and a power supply signal line (e.g., Vcc). The output of the power reduction control circuit is electrically connected to a gate electrode of the first pull-up transistor. The first pull-up transistor can be turned off in response to an inactive chip select signal (CSB=1), to thereby electrically disconnect the first differential amplifier from its power supply. The input buffer may also comprise a first pull-down transistor electrically connected in series between an output of the first differential amplifier and a reference potential signal line (e.g.Type: GrantFiled: November 6, 1998Date of Patent: May 2, 2000Assignee: Samsung Electronics Co., Ltd.Inventor: Hyun-soon Jang