Patents by Inventor In Gyun Jeon
In Gyun Jeon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10710084Abstract: A polymerase chain reaction (PCR) module is detachably combined with a reader system. The reader system includes a central processing unit (CPU) receiving a photo sensing signal to calculate gene amplification amount in real time and generating a temperature control signal based on a temperature signal and a temperature control information. The PCR module includes a photo sensor assembly, a partition wall, and an interface module. The photo sensor assembly includes a plurality of photo sensors and a temperature sensor. The photo sensors are arranged in an array shape to sense emission light generated from a specimen to generate the photo sensing signal. The partition wall is protruded from the photo sensor assembly to define a reaction space in which the specimen is received. The interface module is electrically connected to the photo sensor assembly to transmit the photo sensing signal and the temperature signal to the reader system.Type: GrantFiled: March 22, 2019Date of Patent: July 14, 2020Assignee: OPTOLANE TECHNOLOGIES INC.Inventors: DoYoung Lee, In Gyun Jeon, An Shik Choi, Kyung Hak Choi
-
Patent number: 10591415Abstract: The present disclosure a biochip including a side emitting-type light-emitting device, in which the bio-chip includes: a light-emitting device for emitting light from a fluorescent material; reflective layers provided over and under the light-emitting device so as to emit light from the sides of the light-emitting device; and reaction regions formed by etching of flanking regions of the light-emitting device. In the biochip, light emitted from the sides of the light-emitting device causes a biochemical reaction in the reaction regions. According to the present disclosure, light emitted from the light-emitting device moves only laterally without being transferred to the top or bottom of the bio-layer, and is transferred to the reaction regions formed by etching of flanking regions of the light-emitting device, so that a biochemical reaction in the reaction regions can be more efficiently performed.Type: GrantFiled: June 6, 2018Date of Patent: March 17, 2020Assignee: OPTOLANE TECHNOLOGIES INC.Inventors: Do Young Lee, In Gyun Jeon
-
Publication number: 20190217303Abstract: A polymerase chain reaction (PCR) module is detachably combined with a reader system. The reader system includes a central processing unit (CPU) receiving a photo sensing signal to calculate gene amplification amount in real time and generating a temperature control signal based on a temperature signal and a temperature control information. The PCR module includes a photo sensor assembly, a partition wall, and an interface module. The photo sensor assembly includes a plurality of photo sensors and a temperature sensor. The photo sensors are arranged in an array shape to sense emission light generated from a specimen to generate the photo sensing signal. The partition wall is protruded from the photo sensor assembly to define a reaction space in which the specimen is received. The interface module is electrically connected to the photo sensor assembly to transmit the photo sensing signal and the temperature signal to the reader system.Type: ApplicationFiled: March 22, 2019Publication date: July 18, 2019Applicant: OPTOLANE Technologies Inc.Inventors: DoYoung LEE, In Gyun JEON, An Shik CHOI, Kyung Hak CHOI
-
Patent number: 10279352Abstract: A polymerase chain reaction (PCR) module is detachably combined with a reader system. The reader system includes a central processing unit (CPU) receiving a photo sensing signal to calculate gene amplification amount in real time and generating a temperature control signal based on a temperature signal and a temperature control information. The PCR module includes a photo sensor assembly, a partition wall, and an interface module. The photo sensor assembly includes a plurality of photo sensors and a temperature sensor. The photo sensors are arranged in an array shape to sense emission light generated from a specimen to generate the photo sensing signal. The partition wall is protruded from the photo sensor assembly to define a reaction space in which the specimen is received. The interface module is electrically connected to the photo sensor assembly to transmit the photo sensing signal and the temperature signal to the reader system.Type: GrantFiled: March 9, 2016Date of Patent: May 7, 2019Assignee: OPTOLANE TECHNOLOGIES INC.Inventors: DoYoung Lee, In Gyun Jeon, An Shik Choi, Kyung Hak Choi
-
Publication number: 20180284024Abstract: The present disclosure a biochip including a side emitting-type light-emitting device, in which the bio-chip includes: a light-emitting device for emitting light from a fluorescent material; reflective layers provided over and under the light-emitting device so as to emit light from the sides of the light-emitting device; and reaction regions formed by etching of flanking regions of the light-emitting device. In the biochip, light emitted from the sides of the light-emitting device causes a biochemical reaction in the reaction regions. According to the present disclosure, light emitted from the light-emitting device moves only laterally without being transferred to the top or bottom of the bio-layer, and is transferred to the reaction regions formed by etching of flanking regions of the light-emitting device, so that a biochemical reaction in the reaction regions can be more efficiently performed.Type: ApplicationFiled: June 6, 2018Publication date: October 4, 2018Applicant: OPTOLANE TECHNOLOGIES INC.Inventors: Do Young LEE, In Gyun JEON
-
Patent number: 10018562Abstract: The present disclosure a biochip including a side emitting-type light-emitting device, in which the bio-chip includes: a light-emitting device for emitting light from a fluorescent material; reflective layers provided over and under the light-emitting device so as to emit light from the sides of the light-emitting device; and reaction regions formed by etching of flanking regions of the light-emitting device. In the biochip, light emitted from the sides of the light-emitting device causes a biochemical reaction in the reaction regions. According to the present disclosure, light emitted from the light-emitting device moves only laterally without being transferred to the top or bottom of the bio-layer, and is transferred to the reaction regions formed by etching of flanking regions of the light-emitting device, so that a biochemical reaction in the reaction regions can be more efficiently performed.Type: GrantFiled: August 12, 2015Date of Patent: July 10, 2018Assignee: OPTOLANE TECHNOLOGIES INC.Inventors: Do Young Lee, In Gyun Jeon
-
Publication number: 20160271611Abstract: A polymerase chain reaction (PCR) module is detachably combined with a reader system. The reader system includes a central processing unit (CPU) receiving a photo sensing signal to calculate gene amplification amount in real time and generating a temperature control signal based on a temperature signal and a temperature control information. The PCR module includes a photo sensor assembly, a partition wall, and an interface module. The photo sensor assembly includes a plurality of photo sensors and a temperature sensor. The photo sensors are arranged in an array shape to sense emission light generated from a specimen to generate the photo sensing signal. The partition wall is protruded from the photo sensor assembly to define a reaction space in which the specimen is received. The interface module is electrically connected to the photo sensor assembly to transmit the photo sensing signal and the temperature signal to the reader system.Type: ApplicationFiled: March 9, 2016Publication date: September 22, 2016Applicant: OPTOLANE Technologies Inc.Inventors: DoYoung LEE, In Gyun JEON, An Shik CHOI, Kyung Hak CHOI
-
Publication number: 20160047749Abstract: The present disclosure a biochip including a side emitting-type light-emitting device, in which the bio-chip includes: a light-emitting device for emitting light from a fluorescent material; reflective layers provided over and under the light-emitting device so as to emit light from the sides of the light-emitting device; and reaction regions formed by etching of flanking regions of the light-emitting device. In the biochip, light emitted from the sides of the light-emitting device causes a biochemical reaction in the reaction regions. According to the present disclosure, light emitted from the light-emitting device moves only laterally without being transferred to the top or bottom of the bio-layer, and is transferred to the reaction regions formed by etching of flanking regions of the light-emitting device, so that a biochemical reaction in the reaction regions can be more efficiently performed.Type: ApplicationFiled: August 12, 2015Publication date: February 18, 2016Inventors: Do Young LEE, In Gyun Jeon
-
Patent number: 8993411Abstract: A method for forming a pad in a wafer with a three-dimensional stacking structure is disclosed. The method includes bonding a device wafer that includes an Si substrate and a handling wafer, thinning a back side of the Si substrate, depositing an anti-reflective layer on the thinned back side of the Si substrate, depositing a back side dielectric layer on the anti-reflective layer, defining a space for a pad in the back side dielectric layer and forming vias that pass through the back side dielectric layer and the anti-reflective layer and contact back sides of super contacts which are formed on the Si substrate, filling one or more metals in the vias and the defined space for the pad, and removing a remnant amount of the metal filled in the space for the pad through planarization by a CMP (chemical mechanical polishing) process.Type: GrantFiled: February 23, 2013Date of Patent: March 31, 2015Assignee: Siliconfile Technologies Inc.Inventors: Heui-Gyun Ahn, Se-Jung Oh, In-Gyun Jeon, Jun-Ho Won
-
Patent number: 8906781Abstract: The present invention relates to a method for electrically connecting wafers, which physically bonds two wafers through an oxide-to-oxide bonding method and then electrically connects the two wafers through a butting contact structure. The wafers are physically bonded to each other through a relatively simple method, and then electrically connected to through TSVs or butting contact holes. Therefore, since the fabrication process may be simplified, a process error may be reduced, and the product yield may be improved.Type: GrantFiled: November 13, 2013Date of Patent: December 9, 2014Assignee: Siliconfile Technologies Inc.Inventor: In Gyun Jeon
-
Patent number: 8816459Abstract: An image sensor having a wave guide includes a semiconductor substrate formed with a photodiode and a peripheral circuit region; an anti-reflective layer formed on the semiconductor substrate; an insulation layer formed on the anti-reflective layer; a wiring layer formed on the insulation layer and connected to the semiconductor substrate; at least one interlayer dielectric stacked on the wiring layer; and a wave guide connected to the insulation layer by passing through the interlayer dielectric and the wiring layer which are formed over the photodiode.Type: GrantFiled: July 31, 2012Date of Patent: August 26, 2014Assignee: Siliconfile Technologies Inc.Inventors: In-Gyun Jeon, Se-Jung Oh, Heui-Gyun Ahn, Jun-Ho Won
-
Publication number: 20140138847Abstract: The present invention relates to a method for electrically connecting wafers, which physically bonds two wafers through an oxide-to-oxide bonding method and then electrically connects the two wafers through a butting contact structure. The wafers are physically bonded to each other through a relatively simple method, and then electrically connected to through TSVs or butting contact holes. Therefore, since the fabrication process may be simplified, a process error may be reduced, and the product yield may be improved.Type: ApplicationFiled: November 13, 2013Publication date: May 22, 2014Applicant: SILICONFILE TECHNOLOGIES INC.Inventor: In Gyun Jeon
-
Patent number: 8420429Abstract: A back side illumination image sensor reduced in chip size has a capacitor disposed in a vertical upper portion of a pixel region in the back side illumination image sensor in which light is illuminated from a back side of a subscriber, thereby reducing a chip size, and a method for manufacturing the back side illumination image sensor. The capacitor of the back side illumination image sensor reduced in chip size is formed in the vertical upper portion of the pixel region, not in the outside of a pixel region, so that the outside area of the pixel region for forming the capacitor is not required, thereby reducing a chip size.Type: GrantFiled: July 31, 2012Date of Patent: April 16, 2013Assignee: Siliconfile Technologies Inc.Inventors: In Gyun Jeon, Se Jung Oh, Heui Gyun Ahn, Jun Ho Won
-
Patent number: 8421134Abstract: A back side illumination image sensor reduced in chip size has a capacitor disposed in a vertical upper portion of a pixel region in the back side illumination image sensor in which light is illuminated from a back side of a subscriber, thereby reducing a chip size, and a method for manufacturing the back side illumination image sensor. The capacitor of the back side illumination image sensor reduced in chip size is formed in the vertical upper portion of the pixel region, not in the outside of a pixel region, so that the outside area of the pixel region for forming the capacitor is not required, thereby reducing a chip size.Type: GrantFiled: December 22, 2010Date of Patent: April 16, 2013Assignee: Siliconfile Technologies Inc.Inventors: In Gyun Jeon, Se Jung Oh, Heui Gyun Ahn, Jun Ho Won
-
Patent number: 8399282Abstract: A method for forming a pad in a wafer with a three-dimensional stacking structure is disclosed. The method includes bonding a device wafer that includes an Si substrate and a handling wafer, thinning a back side of the Si substrate, depositing an anti-reflective layer on the thinned back side of the Si substrate, depositing a back side dielectric layer on the anti-reflective layer, forming vias that pass through the anti-reflective layer and the back side dielectric layer and contact back sides of super contacts which are formed on the Si substrate, and forming a pad on the back side dielectric layer such that the pad is electrically connected to the vias.Type: GrantFiled: February 14, 2011Date of Patent: March 19, 2013Assignee: Siliconfile Technologies Inc.Inventors: Heui Gyun Ahn, Se Jung Oh, In Gyun Jeon, Jun Ho Won
-
Patent number: 8368158Abstract: An image sensor having a wave guide includes a semiconductor substrate formed with a photodiode and a peripheral circuit region; an anti-reflective layer formed on the semiconductor substrate; an insulation layer formed on the anti-reflective layer; a wiring layer formed on the insulation layer and connected to the semiconductor substrate; at least one interlayer dielectric stacked on the wiring layer; and a wave guide connected to the insulation layer by passing through the interlayer dielectric and the wiring layer which are formed over the photodiode.Type: GrantFiled: April 12, 2010Date of Patent: February 5, 2013Assignee: Siliconfile Technologies Inc.Inventors: In-Gyun Jeon, Se-Jung Oh, Heui-Gyun Ahn, Jun-Ho Won
-
Publication number: 20120301996Abstract: A back side illumination image sensor reduced in chip size has a capacitor disposed in a vertical upper portion of a pixel region in the back side illumination image sensor in which light is illuminated from a back side of a subscriber, thereby reducing a chip size, and a method for manufacturing the back side illumination image sensor. The capacitor of the back side illumination image sensor reduced in chip size is formed in the vertical upper portion of the pixel region, not in the outside of a pixel region, so that the outside area of the pixel region for forming the capacitor is not required, thereby reducing a chip size.Type: ApplicationFiled: July 31, 2012Publication date: November 29, 2012Applicant: SILICONFILE TECHNOLOGIES INC.Inventors: In-Gyun Jeon, Se-Jung Oh, Heui-Gyun Ahn, Jun-Ho Won
-
Publication number: 20120295389Abstract: An image sensor having a wave guide includes a semiconductor substrate formed with a photodiode and a peripheral circuit region; an anti-reflective layer formed on the semiconductor substrate; an insulation layer formed on the anti-reflective layer; a wiring layer formed on the insulation layer and connected to the semiconductor substrate; at least one interlayer dielectric stacked on the wiring layer; and a wave guide connected to the insulation layer by passing through the interlayer dielectric and the wiring layer which are formed over the photodiode.Type: ApplicationFiled: July 31, 2012Publication date: November 22, 2012Applicant: SILICONFILE TECHNOLOGIES INC.Inventors: In-Gyun JEON, Se-Jung OH, Heui-Gyun AHN, Jun-Ho WON
-
Publication number: 20120193920Abstract: Disclosed herein are a tidal power generating module and a tidal power generating method using the same. The tidal power generating module continuously generates power using compressed air and weight of seawater even at high tide and low tide at which the level of the seawater is not fluctuated in addition to the vertical movement of a vertical movement unit due to the rise and fall of the tide.Type: ApplicationFiled: January 27, 2011Publication date: August 2, 2012Inventors: Young Ho JEON, Young Gyun Jeon, Jung Suk Kim
-
Publication number: 20110207258Abstract: A method for forming a pad in a wafer with a three-dimensional stacking structure includes: (a) a first process of bonding a device wafer and a handling wafer; (b) a second process of thinning a back side of an Si substrate which is formed on the device wafer, after the first process; (c) a third process of forming an anti-reflective layer and a PMD (preferential metal deposition) dielectric layer, after the second process; (d) a fourth process of forming vias on back sides of super contacts which are formed on the Si substrate, after the third process; and (e) a fifth process of forming a pad, after the fourth process.Type: ApplicationFiled: February 14, 2011Publication date: August 25, 2011Applicant: SILICONFILE TECHNOLOGIES INC.Inventors: Heui-Gyun Ahn, Se-Jung Oh, In-Gyun Jeon, Jun-Ho Won