Patents by Inventor Jae-Joon Kim
Jae-Joon Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090190426Abstract: The circuit includes a static random access memory array having a plurality of cells, in turn having a plurality of devices; as well as a global sensor having at least one output, coupled to the static random access memory array, and configured to sense at least one of global readability and global write-ability. Also included is a decision-making circuit coupled to the at least one output of the global sensor. The decision-making circuit is configured to determine, from the at least one output of the global sensor, whether adaptation signals are required to correct global readability and/or write-ability. An adaptation signal generation block is also included and is coupled to the decision-making circuit and the array, and configured to supply the adaptation signals to the array, responsive to the decision-making circuit determining that the adaptation signals are required.Type: ApplicationFiled: January 24, 2008Publication date: July 30, 2009Applicant: International Business Machines CorporationInventors: Ching-Te K. Chuang, Jae-Joon Kim, Niladri N. Mojumder, Saibal Mukhopadhyay
-
Publication number: 20090189703Abstract: A ring oscillator has an odd number of NOR-gates greater than or equal to three, each with first and second input terminals, a voltage supply terminal, and an output terminal. The first input terminals of all the NOR-gates are interconnected, and each of the NOR-gates has its output terminal connected to the second input terminal of an immediately adjacent one of the NOR-gates. During a stress mode, a voltage supply and control block applies a stress enable signal to the interconnected first input terminals, and an increased supply voltage to the voltage supply terminals. During a measurement mode, this block grounds the interconnected first input terminals, and applies a normal supply voltage to the voltage supply terminals.Type: ApplicationFiled: January 29, 2008Publication date: July 30, 2009Applicant: International Business Machines CorporationInventors: Ching-Te K. Chuang, Jae-Joon Kim, Tae-Hyoung Kim, Pong-Fei Lu, Saibal Mukhopadhyay, Rahul M. Rao, Shao-yi Wang
-
Publication number: 20090185409Abstract: A memory circuit includes a plurality of bit line structures (each including a true and a complementary bit line), a plurality of word line structures intersecting the plurality of bit line structures to form a plurality of cell locations and a plurality of cells located at the plurality of cell locations. Each of the cells includes a logical storage element, a first access transistor selectively coupling a given one of the true bit lines to the logical storage element, and a second access transistor selectively coupling a corresponding given one of the complementary bit lines to the logical storage element. One or both of the first and second access transistors are configured with asymmetric current characteristics to enable independent enhancement of READ and WRITE margins. Also included within the 6-T scope are one or more design structures embodied in a machine readable medium, comprising circuits as set forth herein.Type: ApplicationFiled: January 22, 2008Publication date: July 23, 2009Applicant: International Business Machines CorporationInventors: Aditya Bansal, Ching-Te K. Chuang, Jae-Joon Kim, Shih-Hsien Lo, Rahul M. Rao
-
Patent number: 7548822Abstract: Determining a slew rate of a signal from an integrated circuit under test by comparing the signal with a first reference voltage, comparing the signal with a second reference voltage different from the first reference voltage, generating an output pulse having a pulse width indicative of a slew rate of the signal, and integrating the output pulse over time to generate an output voltage proportional to the pulse width; wherein the output voltage is indicative of the slew rate of the signal produced by the integrated circuit.Type: GrantFiled: July 13, 2007Date of Patent: June 16, 2009Assignee: International Business Machines CorporationInventors: Ching-Te K. Chuang, Amlan Ghosh, Jae-Joon Kim, Rahul M. Rao
-
Publication number: 20090147592Abstract: In a memory circuit, data from all cells along a selected word line is read. Then, the read data is written back to half-selected cells and new data is written to the selected cells in the next cycle. In cases where a READ bit line (RBL) and WRITE bit line (WBL) are decoupled, RBL and WBL can be accessed simultaneously. Hence, the WRITE in the n-th cycle can be delayed to the n+1-th cycle as far as there is no data hazard such as reading data from memory before correct data are actually written to memory. As a result, there is no bandwidth loss, although the latency of the WRITE operation increases. WRITE stability issues in previous configurations with decoupled RBL and WBL are thus addressed.Type: ApplicationFiled: December 5, 2008Publication date: June 11, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Rajiv V. Joshi, Jae-Joon Kim, Rahul M. Rao
-
Publication number: 20090091346Abstract: A circuit includes a comparator circuit configured such that its output toggles from a first digital logical level to a second digital logical level when its first and second inputs transition between a first state wherein the first input has an applied voltage greater than an applied voltage at the second input and a second state wherein the first input has an applied voltage less than an applied voltage at the second input. A plurality of cells each have at least one series-connected pair of field effect transistors interconnected at an output node intermediate the field effect transistors. Decoding logic is configured to select a given one of the cells for measurement, and selectively interconnect the output node of the given one of the cells to the first input of the comparator circuit.Type: ApplicationFiled: October 3, 2007Publication date: April 9, 2009Applicant: International Business Machines CorporationInventors: Ching-Te K. Chuang, Jae-Joon Kim, Saibal Mukhopadhyay
-
Publication number: 20090066720Abstract: Disclosed are a method and a system that adaptively transform visual contents inputted from a network, in accordance with the visual characteristics of a terminal user. A visual characteristics descriptor that describes the information of the user visual characteristics in a predetermined format is proposed. The descriptor includes the information of the color vision deficiency type and the color vision deficiency degree. The color vision deficiency may be described in numerical degree or textual degree. The invention adaptively transforms visual contents differently in accordance with the color vision deficiency type.Type: ApplicationFiled: August 11, 2008Publication date: March 12, 2009Applicants: ELECTRONICS AND COMMUNICATIONS RESEARCH INSTITUTE, INTER JUNGBO CO. LTDInventors: Jin-Woo HONG, Seung-Ji Yang, Yong-Man Ro, Je-Ho Nam, Jin-Woong Kim, Jae-Joon Kim, Cheon-Seog Kim
-
Publication number: 20090067223Abstract: Techniques are provided for back-gate control in an asymmetrical memory cell. In one aspect, the cell includes five transistors and can be employed for static random access memory (SRAM) applications. An inventive memory circuit can include a plurality of bit line structures, a plurality of word line structures that intersect the plurality of bit line structures to form a plurality of cell locations, and a plurality of cells located at the plurality of cell locations. Each cell can be selectively coupled to a corresponding one of the bit line structures under control of a corresponding one of the word line structures. Each cell can include a first inverter having first and second field effect transistors (FETS) and a second inverter with third and fourth FETS that is cross-coupled to the first inverter to form a storage flip-flop. One of the FETS in the first inverter can be configured with independent front and back gates and can function as both an access transistor and part of one of the inverters.Type: ApplicationFiled: November 5, 2008Publication date: March 12, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ching Te Chuang, Jae-Joon Kim, Keunwoo Kim
-
Patent number: 7495969Abstract: In a memory circuit, data from all cells along a selected word line is read. Then, the read data is written back to half-selected cells and new data is written to the selected cells in the next cycle. In cases where a READ bit line (RBL) and WRITE bit line (WBL) are decoupled, RBL and WBL can be accessed simultaneously. Hence, the WRITE in the n-th cycle can be delayed to the n+1-th cycle as far as there is no data hazard such as reading data from memory before correct data are actually written to memory. As a result, there is no bandwidth loss, although the latency of the WRITE operation increases. WRITE stability issues in previous configurations with decoupled RBL and WBL are thus addressed.Type: GrantFiled: January 30, 2007Date of Patent: February 24, 2009Assignee: International Business Machines CorporationInventors: Rajiv V. Joshi, Jae-Joon Kim, Rahul M. Rao
-
Patent number: 7492628Abstract: Techniques are provided for a computer-readable medium encoding a memory using a back-gate controlled asymmetrical memory cell. In one aspect, the cell includes five transistors and can be employed for static random access memory (SRAM) applications. An encoded inventive memory circuit can include a plurality of bit line structures, a plurality of word line structures that intersect the plurality of bit line structures to form a plurality of cell locations, and a plurality of cells located at the plurality of cell locations. Each cell can be selectively coupled to a corresponding one of the bit line structures under control of a corresponding one of the word line structures. Each cell can include a first inverter having first and second field effect transistors (FETS) and a second inverter with third and fourth FETS that is cross-coupled to the first inverter to form a storage flip-flop.Type: GrantFiled: November 1, 2007Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: Ching-Te Chuang, Jae-Joon Kim, Keunwoo Kim
-
Publication number: 20090018787Abstract: Determining a slew rate of a signal from an integrated circuit under test by comparing the signal with a first reference voltage, comparing the signal with a second reference voltage different from the first reference voltage, generating an output pulse having a pulse width indicative of a slew rate of the signal, and integrating the output pulse over time to generate an output voltage proportional to the pulse width; wherein the output voltage is indicative of the slew rate of the signal produced by the integrated circuit.Type: ApplicationFiled: July 13, 2007Publication date: January 15, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ching-Te K. Chuang, Amlan Ghosh, Jae-Joon Kim, Rahul M. Rao
-
Publication number: 20080315907Abstract: An electronic circuit includes an output terminal and at least a first measuring FET. The second drain-source terminals of a plurality of FETS to be tested are interconnected with the first drain-source terminal of the first measuring FET and the output terminal. The second drain-source terminal of the first measuring FET is interconnected with a first biasing terminal. The first drain-source terminals of the FETS to be tested are interconnected with a second biasing terminal. A state machine is coupled to the gates of the FETS to be tested and the gate of the first measuring FET. The state machine is configured to energize the gate of the first measuring FET and to sequentially energize the gates of the FETS to be tested, so that an output voltage appears on the output terminal. Circuitry to compare the output voltage to a reference value is also provided.Type: ApplicationFiled: August 28, 2008Publication date: December 25, 2008Applicant: International Business Machines CorporationInventors: Keith A. Jenkins, Jae-Joon Kim, Rahul M. Rao
-
Publication number: 20080278992Abstract: Techniques are provided for employing independent gate control in asymmetrical memory cells. A memory circuit, such as an SRAM circuit, can include a number of bit line structures, a number of word line structures that intersect the bit line structures to form a number of cell locations, and a number of asymmetrical memory cells located at the cell locations. Each of the asymmetrical cells can be selectively coupled to a corresponding one of the bit line structures under control of a corresponding one of the word line structures. Each of the cells can include a number of field effect transistors (FETS), and at least one of the FETS can be configured with separately biased front and back gates. One gate can be biased separately from the other gate in a predetermined manner to enhance read stability of the asymmetrical cell.Type: ApplicationFiled: June 17, 2008Publication date: November 13, 2008Applicant: International Business Machines CorporationInventors: Ching-Te Chuang, Jae-Joon Kim, Keunwoo Kim
-
Patent number: 7439755Abstract: An electronic circuit includes an output terminal and at least a first measuring FET. The second drain-source terminals of a plurality of FETS to be tested are interconnected with the first drain-source terminal of the first measuring FET and the output terminal. The second drain-source terminal of the first measuring FET is interconnected with a first biasing terminal. The first drain-source terminals of the FETS to be tested are interconnected with a second biasing terminal. A state machine is coupled to the gates of the FETS to be tested and the gate of the first measuring FET. The state machine is configured to energize the gate of the first measuring FET and to sequentially energize the gates of the FETS to be tested, so that an output voltage appears on the output terminal. Circuitry to compare the output voltage to a reference value is also provided.Type: GrantFiled: January 31, 2007Date of Patent: October 21, 2008Assignee: International Business Machines CorporationInventors: Keith A. Jenkins, Jae-Joon Kim, Rahul M. Rao
-
Patent number: 7417889Abstract: Techniques are provided for employing independent gate control in asymmetrical memory cells. A memory circuit, such as an SRAM circuit, can include a number of bit line structures, a number of word line structures that intersect the bit line structures to form a number of cell locations, and a number of asymmetrical memory cells located at the cell locations. Each of the asymmetrical cells can be selectively coupled to a corresponding one of the bit line structures under control of a corresponding one of the word line structures. Each of the cells can include a number of field effect transistors (FETS), and at least one of the FETS can be configured with separately biased front and back gates. One gate can be biased separately from the other gate in a predetermined manner to enhance read stability of the asymmetrical cell.Type: GrantFiled: February 27, 2006Date of Patent: August 26, 2008Assignee: International Business Machines CorporationInventors: Ching-Te Chuang, Jae-Joon Kim, Keunwoo Kim
-
Publication number: 20080181029Abstract: In a memory circuit, data from all cells along a selected word line is read. Then, the read data is written back to half-selected cells and new data is written to the selected cells in the next cycle. In cases where a READ bit line (RBL) and WRITE bit line (WBL) are decoupled, RBL and WBL can be accessed simultaneously. Hence, the WRITE in the n-th cycle can be delayed to the n+1-th cycle as far as there is no data hazard such as reading data from memory before correct data are actually written to memory. As a result, there is no bandwidth loss, although the latency of the WRITE operation increases. WRITE stability issues in previous configurations with decoupled RBL and WBL are thus addressed.Type: ApplicationFiled: January 30, 2007Publication date: July 31, 2008Applicant: International Business Machines CorporationInventors: Rajiv V. Joshi, Jae-Joon Kim, Rahul M. Rao
-
Publication number: 20080180134Abstract: An electronic circuit includes an output terminal and at least a first measuring FET. The second drain-source terminals of a plurality of FETS to be tested are interconnected with the first drain-source terminal of the first measuring FET and the output terminal. The second drain-source terminal of the first measuring FET is interconnected with a first biasing terminal. The first drain-source terminals of the FETS to be tested are interconnected with a second biasing terminal. A state machine is coupled to the gates of the FETS to be tested and the gate of the first measuring FET. The state machine is configured to energize the gate of the first measuring FET and to sequentially energize the gates of the FETS to be tested, so that an output voltage appears on the output terminal. Circuitry to compare the output voltage to a reference value is also provided.Type: ApplicationFiled: January 31, 2007Publication date: July 31, 2008Applicant: International Business Machines CorporationInventors: Keith A. Jenkins, Jae-Joon Kim, Rahul M. Rao
-
Publication number: 20080144362Abstract: Techniques are provided for asymmetrical SRAM cells which can be improved, for example, by providing one or more of improved read stability and improved write performance and margin. A first inverter and a second inverter are cross-coupled and configured for selective coupling to true and complementary bit lines under control of read and write word lines. The first inverter is formed by a first, n-type, FET (NFET) and a second, p-type, FET (PFET). Process and/or technology approaches can be employed to adjust the relative strength of the FETS to obtain, for example, read margin, write margin, and/or write performance improvements.Type: ApplicationFiled: March 3, 2008Publication date: June 19, 2008Applicant: International Business Machines CorporationInventors: Ching-Te Chuang, Jae-Joon Kim, Keunwoo Kim
-
Publication number: 20080121948Abstract: A fin-type field effect transistor (FINFET) includes a plurality of fins forming drain-source regions and a gate region disposed about the fins. At least a first one of the fins has a first crystal orientation, and at least a second one of the fins has a second crystal orientation that is different from the first crystal orientation. The second crystal orientation is selected to be different from the first crystal orientation to reduce a drive strength quantization error of the transistor. Circuits using such FETS and methods for designing such circuits are also presented.Type: ApplicationFiled: August 16, 2006Publication date: May 29, 2008Applicant: International Business Machines CorporationInventors: Jae-Joon Kim, Rahul M. Rao
-
Patent number: 7362606Abstract: Techniques are provided for asymmetrical SRAM cells which can be improved, for example, by providing one or more of improved read stability and improved write performance and margin. A first inverter and a second inverter are cross-coupled and configured for selective coupling to true and complementary bit lines under control of read and write word lines. The first inverter is formed by a first, n-type, FET (NFET) and a second, p-type, FET (PFET). Process and/or technology approaches can be employed to adjust the relative strength of the FETS to obtain, for example, read margin, write margin, and/or write performance improvements.Type: GrantFiled: March 29, 2006Date of Patent: April 22, 2008Assignee: International Business Machines CorporationInventors: Ching-Te Chuang, Jae-Joon Kim, Keunwoo Kim