Patents by Inventor Jaime A. Bayan
Jaime A. Bayan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7893523Abstract: A microarray package includes a leadframe having an array of contact posts, a die carried by the lead frame, and a plurality of bonding wires that electrically connect the die to the lead frame. An encapsulant is included that encapsulates the die, the bonding wire and the leadframe while leaving the distal ends of the contact posts exposed and substantially co-planar with a bottom surface of the microarray package. A plurality of pedestal members is plated to the distal end of a respective contact pad. A distal surface of each pedestal member protrudes outwardly beyond the bottom surface of the microarray package in the range of about 15 ?m to about 35 ?m.Type: GrantFiled: January 15, 2010Date of Patent: February 22, 2011Assignee: National Semiconductor CorporationInventors: Jaime A. Bayan, Nghia Thuc Tu
-
Publication number: 20110023293Abstract: The present invention relates to methods and arrangements for using a thin foil to form electrical interconnects in an integrated circuit package. One such arrangement involves a foil carrier structure, which includes a foil adhered to a carrier having cavities. Some methods of the present invention involve attaching dice to the foil and encapsulating the foil carrier structure in a molding material. In one embodiment, the molding material presses against the foil, which causes portions of the foil to distend into the cavities of the carrier. As a result, recessed and raised areas are formed in the foil. Afterwards, the carrier is removed and portions of the raised areas in the foil are removed through one of a variety of techniques, such as grinding. This process helps define and electrical isolate contact pads in the foil. The resulting molded foil structure may then be singulated into multiple semiconductor packages.Type: ApplicationFiled: October 13, 2010Publication date: February 3, 2011Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventors: Jaime A. BAYAN, Nghia Thuc TU, Will Kiang WONG, David CHIN
-
Patent number: 7859090Abstract: In one aspect of the invention, a method of attaching a semiconductor die to a microarray leadframe is described. The method comprises stamping an adhesive onto discrete areas of the microarray leadframe using a multi-pronged stamp tool. The adhesive is applied to the leadframe as a series of dots, each dot corresponding to an associated prong of the stamping tool. In some embodiments the adhesive used to attach the semiconductor die to a leadframe is a black epoxy based adhesive material. In an apparatus aspect of the invention, lead traces in a microarray leadframe are arranged to have tails that extend beyond their associated contact posts on the side of the contact post that is opposite a wire bonding region such that such lead traces extends on two opposing sides of their associated contact posts. The tails do not attach to other structures within the lead frame (such as a die attach structure).Type: GrantFiled: August 27, 2009Date of Patent: December 28, 2010Assignee: National Semiconductor CorporationInventors: Jaime A. Bayan, Nghia Thuc Tu, Lim Fong, Chan Peng Yeen
-
Patent number: 7836586Abstract: The present invention relates to methods and arrangements for using a thin foil to form electrical interconnects in an integrated circuit package. One such arrangement involves a foil carrier structure, which includes a foil adhered to a carrier having cavities. Some methods of the present invention involve attaching dice to the foil and encapsulating the foil carrier structure in a molding material. In one embodiment, the molding material presses against the foil, which causes portions of the foil to distend into the cavities of the carrier. As a result, recessed and raised areas are formed in the foil. Afterwards, the carrier is removed and portions of the raised areas in the foil are removed through one of a variety of techniques, such as grinding. This process helps define and electrical isolate contact pads in the foil. The resulting molded foil structure may then be singulated into multiple semiconductor packages.Type: GrantFiled: August 21, 2008Date of Patent: November 23, 2010Assignee: National Semiconductor CorporationInventors: Jaime A. Bayan, Nghia Thuc Tu, Will Kiang Wong, David Chin
-
Publication number: 20100136749Abstract: A microarray package includes a leadframe having an array of contact posts, a die carried by the lead frame, and a plurality of bonding wires that electrically connect the die to the lead frame. An encapsulant is included that encapsulates the die, the bonding wire and the leadframe while leaving the distal ends of the contact posts exposed and substantially co-planar with a bottom surface of the microarray package. A plurality of pedestal members is plated to the distal end of a respective contact pad. A distal surface of each pedestal member protrudes outwardly beyond the bottom surface of the microarray package in the range of about 15 ?m to about 35 ?m.Type: ApplicationFiled: January 15, 2010Publication date: June 3, 2010Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventors: Jaime BAYAN, Nghia T. TU
-
Publication number: 20100117206Abstract: A microarray package includes a leadframe having an array of contact posts, a die carried by the lead frame, and a plurality of bonding wires that electrically connect the die to the lead frame. An encapsulant is included that encapsulates the die, the bonding wire and the leadframe while leaving the distal ends of the contact posts exposed and substantially co-planar with a bottom surface of the microarray package. A plurality of pedestal members is plated to the distal end of a respective contact pad. A distal surface of each pedestal member protrudes outwardly beyond the bottom surface of the microarray package in the range of about 15 ?m to about 35 ?m.Type: ApplicationFiled: January 15, 2010Publication date: May 13, 2010Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventors: Jaime BAYAN, Nghia T. TU
-
Patent number: 7705476Abstract: Integrated circuit (IC) packages are described. Each IC package includes a die having an exposed metallic layer deposited on its back surface. Solder joints are arranged to physically and electrically connect I/O pads on the active surface of the die with associated leads. A molding material encapsulates portions of the die, leadframe and solder joint connections while leaving the metallic layer exposed and uncovered by molding material.Type: GrantFiled: November 6, 2007Date of Patent: April 27, 2010Assignee: National Semiconductor CorporationInventors: Jaime A. Bayan, Anindya Poddar
-
Publication number: 20100084748Abstract: Methods for minimizing warpage of a welded foil carrier structure used in the packaging of integrated circuits are described. Portions of a metallic foil are ultrasonically welded to a carrier to form a foil carrier structure. The ultrasonic welding helps define a panel in the metallic foil that is suitable for packaging integrated circuits. Warpage of the thin foil can be limited in various ways. By way of example, an intermittent welding pattern that extends along the edges of the panel may be formed. Slots may be cut to define sections in the foil carrier structure. Materials for the metallic foil and the carrier may be selected to have similar coefficients of thermal expansion. An appropriate thickness for the metallic foil and the carrier may be selected, such that the warpage of the welded foil carrier structure is limited when the foil carrier structure is subjected to large increases in temperature. Foil carrier structures for use in the above methods are also described.Type: ApplicationFiled: December 8, 2009Publication date: April 8, 2010Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventors: Anindya PODDAR, Jaime A. BAYAN, Nghia Thuc TU, Will K. WONG, Ken PHAM
-
Patent number: 7678617Abstract: An improved arrangement and process for packaging integrated circuits are described. More particularly, a universal lamination tool is described that functions to secure an adhesive film to a lead frame. The lamination tool of the present invention uses compressed gas to press the lead frame against the adhesive film. In this manner, the lamination tool itself does not physically press on the lead frame thereby substantially reducing the likelihood of damage to the bonding wires or other delicate components during this stage of the encapsulation process. Moreover, such a lamination tool is not package specific making it applicable for a wide variety of package configurations and lead frame sizes.Type: GrantFiled: December 21, 2006Date of Patent: March 16, 2010Assignee: National Semiconductor CorporationInventor: Jaime Bayan
-
Patent number: 7671452Abstract: A microarray package includes a leadframe having an array of contact posts, a die carried by the lead frame, and a plurality of bonding wires that electrically connect the die to the lead frame. An encapsulant is included that encapsulates the die, the bonding wire and the leadframe while leaving the distal ends of the contact posts exposed and substantially co-planar with a bottom surface of the microarray package. A plurality of pedestal members is plated to the distal end of a respective contact pad. A distal surface of each pedestal member protrudes outwardly beyond the bottom surface of the microarray package in the range of about 15 ?m to about 35 ?m.Type: GrantFiled: August 17, 2007Date of Patent: March 2, 2010Assignee: National Semiconductor CorporationInventors: Jaime Bayan, Nghia T. Tu
-
Publication number: 20100046188Abstract: The present invention relates to methods and arrangements for using a thin foil to form electrical interconnects in an integrated circuit package. One such arrangement involves a foil carrier structure, which includes a foil adhered to a carrier having cavities. Some methods of the present invention involve attaching dice to the foil and encapsulating the foil carrier structure in a molding material. In one embodiment, the molding material presses against the foil, which causes portions of the foil to distend into the cavities of the carrier. As a result, recessed and raised areas are formed in the foil. Afterwards, the carrier is removed and portions of the raised areas in the foil are removed through one of a variety of techniques, such as grinding. This process helps define and electrical isolate contact pads in the foil. The resulting molded foil structure may then be singulated into multiple semiconductor packages.Type: ApplicationFiled: August 21, 2008Publication date: February 25, 2010Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventors: Jaime A. BAYAN, Nghia Thuc TU, Will Kiang WONG, David CHIN
-
Publication number: 20100025818Abstract: An integrated circuit package is described that includes an integrated circuit die, a plurality of lower contact leads, and an insulating substrate positioned over the die and lower contact leads. The insulating substrate includes a plurality of electrically conducting upper routing traces formed on the bottom surface of the substrate. The traces on the bottom surface of the substrate electrically couple each lower contact lead with an associated I/O pad.Type: ApplicationFiled: September 3, 2009Publication date: February 4, 2010Applicant: National Semiconductor CorporationInventors: Jaime A. BAYAN, Anindya PODDAR
-
Publication number: 20100001383Abstract: A variety of improved arrangements and processes for packaging integrated circuits are described. More particularly, methods of encapsulating dice in lead frame based IC packages are described that facilitate covering some portions of the bottom surface of the lead frame while leaving other portions of the bottom surface of the lead frame exposed. In some embodiments, a method of encapsulating integrated circuits mounted on a lead frame panel is described. The lead frame panel includes a plurality of leads having associated contacts and supports. A shim having a plurality of cavities is positioned under the lead frame such that the cavities are adjacent to the supports and not adjacent to the contacts. During the encapsulation process, encapsulant material flows under the supports such that the bottom surfaces of the supports are electrically insulated by the encapsulant while the bottom surfaces of the contacts remain exposed.Type: ApplicationFiled: September 11, 2009Publication date: January 7, 2010Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventor: Jaime BAYAN
-
Publication number: 20090315161Abstract: In one aspect of the invention, a method of attaching a semiconductor die to a microarray leadframe is described. The method comprises stamping an adhesive onto discrete areas of the microarray leadframe using a multi-pronged stamp tool. The adhesive is applied to the leadframe as a series of dots, each dot corresponding to an associated prong of the stamping tool. In some embodiments the adhesive used to attach the semiconductor die to a leadframe is a black epoxy based adhesive material. In an apparatus aspect of the invention, lead traces in a microarray leadframe are arranged to have tails that extend beyond their associated contact posts on the side of the contact post that is opposite a wire bonding region such that such lead traces extends on two opposing sides of their associated contact posts. The tails do not attach to other structures within the lead frame (such as a die attach structure).Type: ApplicationFiled: August 27, 2009Publication date: December 24, 2009Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventors: Jaime A. BAYAN, Nghia Thuc TU, Lim FONG, Chan Peng YEEN
-
Publication number: 20090305076Abstract: The present inventions relate to methods and arrangements for using a thin foil to form electrical interconnects in an integrated circuit package. In one embodiment, a foil carrier structure is formed by ultrasonically bonding portions of a conductive foil to a metallic carrier. The bonded portions define panels in the foil carrier structure. In some embodiments, the foil carrier structure is cut to form multiple isolated panels that are sealed along their peripheries. Each isolated panel may be approximately the size of a conventional leadframe strip or panel. As a result, existing packaging equipment may be used to add dice, bonding wires and molding material to the panel. The ultrasonic welding helps prevent unwanted substances from penetrating the foil carrier structure during such processing steps. After the carrier portion of the molded foil carrier structure is removed, the structure is singulated into integrated circuit packages.Type: ApplicationFiled: June 4, 2008Publication date: December 10, 2009Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventors: Will Wong, Nghia Thuc Tu, Jaime Bayan, David Chin
-
Patent number: 7619303Abstract: An integrated circuit package is described that includes two dice. The active surface of each die includes a plurality of I/O pads. The active surface of the first die is positioned adjacent first surfaces of the leads of a lead frame such that I/O pads from the first die are arranged adjacent corresponding solder pad surfaces on the first surfaces. Similarly, the active surface of the second die is positioned adjacent second surfaces of the leads opposite the first surfaces such that I/O pads from the second die are arranged adjacent corresponding solder pad surfaces on the second surfaces. A plurality of solder joints are arranged to physically and electrically connect I/O pads from the first or second die to associated adjacent solder pad surfaces on the leads. In this way, a single lead frame can be utilized to package two dice, one on either side of the leads of the leadframe.Type: GrantFiled: December 20, 2007Date of Patent: November 17, 2009Assignee: National Semiconductor CorporationInventor: Jaime A. Bayan
-
Patent number: 7612435Abstract: A method of packaging an integrated circuit die having a plurality of I/O pads is described. The method includes positioning the die within a die attach area of a first leadframe that includes a plurality of first leads. The method also includes positioning a second leadframe that includes a plurality of second leads over the first leadframe. The method further includes electrically connecting each of the second leads to both an associated I/O pad and a first lead.Type: GrantFiled: December 21, 2007Date of Patent: November 3, 2009Assignee: National Semiconductor CorporationInventors: Jaime A. Bayan, Anindya Poddar
-
Patent number: 7608482Abstract: A variety of improved arrangements and processes for packaging integrated circuits are described. More particularly, methods of encapsulating dice in lead frame based IC packages are described that facilitate covering some portions of the bottom surface of the lead frame while leaving other portions of the bottom surface of the lead frame exposed. In some embodiments, a method of encapsulating integrated circuits mounted on a lead frame panel is described. The lead frame panel includes a plurality of leads having associated contacts and supports. A shim having a plurality of cavities is positioned under the lead frame such that the cavities are adjacent to the supports and not adjacent to the contacts. During the encapsulation process, encapsulant material flows under the supports such that the bottom surfaces of the supports are electrically insulated by the encapsulant while the bottom surfaces of the contacts remain exposed.Type: GrantFiled: December 21, 2006Date of Patent: October 27, 2009Assignee: National Semiconductor CorporationInventor: Jaime Bayan
-
Patent number: 7598122Abstract: In one aspect of the invention, a method of attaching a semiconductor die to a microarray leadframe is described. The method comprises stamping an adhesive onto discrete areas of the microarray leadframe using a multi-pronged stamp tool. The adhesive is applied to the leadframe as a series of dots, each dot corresponding to an associated prong of the stamping tool. In some embodiments the adhesive used to attach the semiconductor die to a leadframe is a black epoxy based adhesive material. In an apparatus aspect of the invention, lead traces in a microarray leadframe are arranged to have tails that extend beyond their associated contact posts on the side of the contact post that is opposite a wire bonding region such that such lead traces extends on two opposing sides of their associated contact posts. The tails do not attach to other structures within the lead frame (such as a die attach structure).Type: GrantFiled: March 8, 2006Date of Patent: October 6, 2009Assignee: National Semiconductor CorporationInventors: Jaime A. Bayan, Nghia Thuc Tu, Lim Fong, Chan Peng Yeen
-
Publication number: 20090160067Abstract: An integrated circuit package is described that includes two dice. The active surface of each die includes a plurality of I/O pads. The active surface of the first die is positioned adjacent first surfaces of the leads of a leadframe such that I/O pads from the first die are arranged adjacent corresponding solder pad surfaces on the first surfaces. Similarly, the active surface of the second die is positioned adjacent second surfaces of the leads opposite the first surfaces such that I/O pads from the second die are arranged adjacent corresponding solder pad surfaces on the second surfaces. A plurality of solder joints are arranged to physically and electrically connect I/O pads from the first or second die to associated adjacent solder pad surfaces on the leads. In this way, a single leadframe can be utilized to package two dice, one on either side of the leads of the leadframe.Type: ApplicationFiled: December 20, 2007Publication date: June 25, 2009Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventor: Jaime A. BAYAN