Patents by Inventor James R. Elliott
James R. Elliott has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220190145Abstract: Device structures and fabrication methods for heterojunction bipolar transistors. Trench isolation regions are positioned in a semiconductor substrate to define active regions. A base layer includes first sections that are respectively positioned over the active regions and second sections that are respectively positioned over the trench isolation regions. Emitter fingers are respectively positioned on the first sections of the base layer. The first sections of the base layer include single-crystal semiconductor material, and the second sections of the base layer include polycrystalline semiconductor material. The second sections of the base layer are spaced in a vertical direction from the trench isolation regions to define a first cavity that extends about a perimeter of the base layer and second cavities that are connected to the first cavity.Type: ApplicationFiled: December 14, 2020Publication date: June 16, 2022Inventors: Sarah McTaggart, Qizhi Liu, Vibhor Jain, Mark Levy, Paula Fisher, James R. Elliott
-
Patent number: 11362201Abstract: Device structures and fabrication methods for heterojunction bipolar transistors. Trench isolation regions are positioned in a semiconductor substrate to define active regions. A base layer includes first sections that are respectively positioned over the active regions and second sections that are respectively positioned over the trench isolation regions. Emitter fingers are respectively positioned on the first sections of the base layer. The first sections of the base layer include single-crystal semiconductor material, and the second sections of the base layer include polycrystalline semiconductor material. The second sections of the base layer are spaced in a vertical direction from the trench isolation regions to define a first cavity that extends about a perimeter of the base layer and second cavities that are connected to the first cavity.Type: GrantFiled: December 14, 2020Date of Patent: June 14, 2022Assignee: GlobalFoundries U.S. Inc.Inventors: Sarah McTaggart, Qizhi Liu, Vibhor Jain, Mark Levy, Paula Fisher, James R. Elliott
-
Patent number: 10217852Abstract: Device structures and fabrication methods for heterojunction bipolar transistors. A trench isolation region surrounds an active region that includes a collector, and a base layer includes a first section composed of a single-crystal semiconductor material that is arranged over the active region and a second section composed of polycrystalline semiconductor material that is arranged over the trench isolation region. A first semiconductor layer of the second section of the base layer is removed selective to a second semiconductor layer of the second section of the base layer to define a gap arranged in a vertical direction between the second semiconductor layer of the second section of the base layer and the trench isolation region. An emitter is formed on the first section of the base layer.Type: GrantFiled: April 9, 2018Date of Patent: February 26, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Qizhi Liu, Vibhor Jain, James W. Adkisson, James R. Elliott
-
Patent number: 9446953Abstract: Metal and semiconductor nanoshells, particularly transition metal nanoshells, are fabricated using dendrimer molecules. Metallic colloids, metallic ions or semiconductors are attached to amine groups on the dendrimer surface in stabilized solution for the surface seeding method and the surface seedless method, respectively. Subsequently, the process is repeated with additional metallic ions or semiconductor, a stabilizer, and NaBH4 to increase the wall thickness of the metallic or semiconductor lining on the dendrimer surface. Metallic or semiconductor ions are automatically reduced on the metallic or semiconductor nanoparticles causing the formation of hollow metallic or semiconductor nanoparticles. The void size of the formed hollow nanoparticles depends on the dendrimer generation. The thickness of the metallic or semiconductor thin film around the dendrimer depends on the repetition times and the size of initial metallic or semiconductor seeds.Type: GrantFiled: December 4, 2008Date of Patent: September 20, 2016Assignee: The United States of America as represented by the Administrator of the National Aeronautics and Space AdministrationInventors: Jae-Woo Kim, Sang H. Choi, Sr., Peter T. Lillehei, Sang-Hyon Chu, Yeonjoon Park, Glen C. King, James R. Elliott
-
Patent number: 9274277Abstract: Si waveguide devices on a bulk Si substrate with supporting anchors and methods of manufacture are disclosed. The method includes forming a waveguide device over an Si substrate, and forming one or more anchors from the Si substrate. The one or more anchors support the waveguide device.Type: GrantFiled: May 15, 2014Date of Patent: March 1, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Brennan J. Brown, James R. Elliott, Qizhi Liu, Steven M. Shank
-
Patent number: 9240448Abstract: Device structures for a bipolar junction transistor. The device structure includes a collector region, an intrinsic base formed on the collector region, an emitter coupled with the intrinsic base and separated from the collector by the intrinsic base, and an isolation region extending through the intrinsic base to the collector region. The isolation region is formed with a first section having first sidewalls that extend through the intrinsic base and a second section with second sidewalls that extend into the collector region. The second sidewalls are inclined relative to the first sidewalls. The isolation region is positioned in a trench that is formed with first and second etching process in which the latter etches different crystallographic directions of a single-crystal semiconductor material at different etch rates.Type: GrantFiled: June 9, 2015Date of Patent: January 19, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: James W. Adkisson, James R. Elliott, David L. Harame, Marwan H. Khater, Robert K. Leidy, Qizhi Liu, John J. Pekarik
-
Patent number: 9231087Abstract: Device structures, design structures, and fabrication methods for a bipolar junction transistor. A first layer comprised of a first semiconductor material and a second layer comprised of a second semiconductor material are disposed on a substrate containing a first terminal of the bipolar junction transistor. The second layer is disposed on the first layer and a patterned etch mask is formed on the second layer. A trench extends through the pattern hardmask layer, the first layer, and the second layer and into the substrate. The trench defines a section of the first layer stacked with a section of the second layer. A selective etching process is used to narrow the section of the second layer relative to the section of the first layer to define a second terminal and to widen a portion of the trench in the substrate to undercut the section of the first layer.Type: GrantFiled: April 2, 2015Date of Patent: January 5, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: John J. Benoit, James R. Elliott, Peter B. Gray, Alvin J. Joseph, Qizhi Liu, Christa R. Willets
-
Patent number: 9224843Abstract: Disclosed is a trench formation technique wherein a first etch process forms an opening through a semiconductor layer into a semiconductor substrate and then a second etch process expands the portion of the opening within the substrate to form a trench. However, prior to the second etch, a doped region is formed in the substrate at the bottom surface of the opening. Then, the second etch is performed such that an undoped region of the substrate at the sidewalls of the opening is etched at a faster etch rate than the doped region, thereby ensuring that the trench has a relatively high aspect ratio. Also disclosed is a bipolar semiconductor device formation method. This method incorporates the trench formation technique so that a trench isolation region formed around a collector pedestal has a high aspect ratio and, thereby so that collector-to-base capacitance Ccb and collector resistance Rc are both minimized.Type: GrantFiled: March 31, 2015Date of Patent: December 29, 2015Assignee: GLOBALFOUNDRIES INC.Inventors: John J. Benoit, James R. Elliott, Qizhi Liu
-
Publication number: 20150331183Abstract: Si waveguide devices on a bulk Si substrate with supporting anchors and methods of manufacture are disclosed. The method includes forming a waveguide device over an Si substrate, and forming one or more anchors from the Si substrate. The one or more anchors support the waveguide device.Type: ApplicationFiled: May 15, 2014Publication date: November 19, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brennan J. BROWN, James R. ELLIOTT, Qizhi LIU, Steven M. SHANK
-
Publication number: 20150311283Abstract: Device structures for a bipolar junction transistor. The device structure includes a collector region, an intrinsic base formed on the collector region, an emitter coupled with the intrinsic base and separated from the collector by the intrinsic base, and an isolation region extending through the intrinsic base to the collector region. The isolation region is formed with a first section having first sidewalls that extend through the intrinsic base and a second section with second sidewalls that extend into the collector region. The second sidewalls are inclined relative to the first sidewalls. The isolation region is positioned in a trench that is formed with first and second etching process in which the latter etches different crystallographic directions of a single-crystal semiconductor material at different etch rates.Type: ApplicationFiled: June 9, 2015Publication date: October 29, 2015Inventors: James W. Adkisson, James R. Elliott, David L. Harame, Marwan H. Khater, Robert K. Leidy, Qizhi Liu, John J. Pekarik
-
Publication number: 20150214344Abstract: Device structures, design structures, and fabrication methods for a bipolar junction transistor. A first layer comprised of a first semiconductor material and a second layer comprised of a second semiconductor material are disposed on a substrate containing a first terminal of the bipolar junction transistor. The second layer is disposed on the first layer and a patterned etch mask is formed on the second layer. A trench extends through the pattern hardmask layer, the first layer, and the second layer and into the substrate. The trench defines a section of the first layer stacked with a section of the second layer. A selective etching process is used to narrow the section of the second layer relative to the section of the first layer to define a second terminal and to widen a portion of the trench in the substrate to undercut the section of the first layer.Type: ApplicationFiled: April 2, 2015Publication date: July 30, 2015Inventors: John J. Benoit, James R. Elliott, Peter B. Gray, Alvin J. Joseph, Qizhi Liu, Christa R. Willets
-
Patent number: 9093491Abstract: Fabrication methods, device structures, and design structures for a bipolar junction transistor. The device structure includes a collector region, an intrinsic base formed on the collector region, an emitter coupled with the intrinsic base and separated from the collector by the intrinsic base, and an isolation region extending through the intrinsic base to the collector region. The isolation region is formed with a first section having first sidewalls that extend through the intrinsic base and a second section with second sidewalls that extend into the collector region. The second sidewalls are inclined relative to the first sidewalls. The isolation region is positioned in a trench that is formed with first and second etching process in which the latter etches different crystallographic directions of a single-crystal semiconductor material at different etch rates.Type: GrantFiled: December 5, 2012Date of Patent: July 28, 2015Assignee: International Business Machines CorporationInventors: James W. Adkisson, James R. Elliott, David L. Harame, Marwan H. Khater, Robert K. Leidy, Qizhi Liu, John J. Pekarik
-
Publication number: 20150206959Abstract: Disclosed is a trench formation technique wherein a first etch process forms an opening through a semiconductor layer into a semiconductor substrate and then a second etch process expands the portion of the opening within the substrate to form a trench. However, prior to the second etch, a doped region is formed in the substrate at the bottom surface of the opening. Then, the second etch is performed such that an undoped region of the substrate at the sidewalls of the opening is etched at a faster etch rate than the doped region, thereby ensuring that the trench has a relatively high aspect ratio. Also disclosed is a bipolar semiconductor device formation method. This method incorporates the trench formation technique so that a trench isolation region formed around a collector pedestal has a high aspect ratio and, thereby so that collector-to-base capacitance Ccb and collector resistance Rc are both minimized.Type: ApplicationFiled: March 31, 2015Publication date: July 23, 2015Inventors: John J. Benoit, James R. Elliott, Qizhi Liu
-
Patent number: 9059234Abstract: Disclosed is a trench formation technique wherein a first etch process forms an opening through a semiconductor layer into a semiconductor substrate and then a second etch process expands the portion of the opening within the substrate to form a trench. However, prior to the second etch, a doped region is formed in the substrate at the bottom surface of the opening. Then, the second etch is performed such that an undoped region of the substrate at the sidewalls of the opening is etched at a faster etch rate than the doped region, thereby ensuring that the trench has a relatively high aspect ratio. Also disclosed is a bipolar semiconductor device formation method. This method incorporates the trench formation technique so that a trench isolation region formed around a collector pedestal has a high aspect ratio and, thereby so that collector-to-base capacitance Ccb and collector resistance Rc are both minimized.Type: GrantFiled: October 22, 2013Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: John J. Benoit, James R. Elliott, Qizhi Liu
-
Publication number: 20150123245Abstract: Device structures, design structures, and fabrication methods for a bipolar junction transistor. A first layer comprised of a first semiconductor material and a second layer comprised of a second semiconductor material are disposed on a substrate containing a first terminal of the bipolar junction transistor. The second layer is disposed on the first layer and a patterned etch mask is formed on the second layer. A trench extends through the pattern hardmask layer, the first layer, and the second layer and into the substrate. The trench defines a section of the first layer stacked with a section of the second layer. A selective etching process is used to narrow the section of the second layer relative to the section of the first layer to define a second terminal and to widen a portion of the trench in the substrate to undercut the section of the first layer.Type: ApplicationFiled: November 4, 2013Publication date: May 7, 2015Applicant: International Business Machines CorporationInventors: John J. Benoit, James R. Elliott, Peter B. Gray, Alvin J. Joseph, Qizhi Liu, Christa R. Willets
-
Publication number: 20150108549Abstract: Disclosed is a trench formation technique wherein a first etch process forms an opening through a semiconductor layer into a semiconductor substrate and then a second etch process expands the portion of the opening within the substrate to form a trench. However, prior to the second etch, a doped region is formed in the substrate at the bottom surface of the opening. Then, the second etch is performed such that an undoped region of the substrate at the sidewalls of the opening is etched at a faster etch rate than the doped region, thereby ensuring that the trench has a relatively high aspect ratio. Also disclosed is a bipolar semiconductor device formation method. This method incorporates the trench formation technique so that a trench isolation region formed around a collector pedestal has a high aspect ratio and, thereby so that collector-to-base capacitance Ccb and collector resistance Rc are both minimized.Type: ApplicationFiled: October 22, 2013Publication date: April 23, 2015Applicant: International Business Machines CorporationInventors: John J. Benoit, James R. Elliott, Qizhi Liu
-
Patent number: 8913124Abstract: A lock-in imaging system is configured for detecting a disturbance in air. The system includes an airplane, an interferometer, and a telescopic imaging camera. The airplane includes a fuselage and a pair of wings. The airplane is configured for flight in air. The interferometer is operatively disposed on the airplane and configured for producing an interference pattern by splitting a beam of light into two beams along two paths and recombining the two beams at a junction point in a front flight path of the airplane during flight. The telescopic imaging camera is configured for capturing an image of the beams at the junction point. The telescopic imaging camera is configured for detecting the disturbance in air in an optical path, based on an index of refraction of the image, as detected at the junction point.Type: GrantFiled: February 3, 2011Date of Patent: December 16, 2014Assignee: The United States of America as represented by the Administrator of the National Aeronautics and Space AdministrationInventors: Yeonjoon Park, Sang Hyouk Choi, Glen C. King, James R. Elliott, Albert L. Dimarcantonio
-
Publication number: 20140151852Abstract: Fabrication methods, device structures, and design structures for a bipolar junction transistor. The device structure includes a collector region, an intrinsic base formed on the collector region, an emitter coupled with the intrinsic base and separated from the collector by the intrinsic base, and an isolation region extending through the intrinsic base to the collector region. The isolation region is formed with a first section having first sidewalls that extend through the intrinsic base and a second section with second sidewalls that extend into the collector region. The second sidewalls are inclined relative to the first sidewalls. The isolation region is positioned in a trench that is formed with first and second etching process in which the latter etches different crystallographic directions of a single-crystal semiconductor material at different etch rates.Type: ApplicationFiled: December 5, 2012Publication date: June 5, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James W. Adkisson, James R. Elliott, David L. Harame, Marwan H. Khater, Robert K. Leidy, Qizhi Liu, John J. Pekarik
-
Patent number: 8529825Abstract: A new fabrication method for nanovoids-imbedded bismuth telluride (Bi—Te) material with low dimensional (quantum-dots, quantum-wires, or quantum-wells) structure was conceived during the development of advanced thermoelectric (TE) materials. Bismuth telluride is currently the best-known candidate material for solid-state TE cooling devices because it possesses the highest TE figure of merit at room temperature. The innovative process described here allows nanometer-scale voids to be incorporated in Bi—Te material. The final nanovoid structure such as void size, size distribution, void location, etc. can be also controlled under various process conditions.Type: GrantFiled: December 3, 2010Date of Patent: September 10, 2013Assignees: National Institute of Aerospace Associates, The United States of America as represented by the Administration of NASAInventors: Sang-Hyon Chu, Sang H. Choi, Jae-Woo Kim, Yeonjoon Park, James R. Elliott, Glen C. King, Diane M. Stoakley
-
Patent number: 8294989Abstract: An optical apparatus includes an optical diffraction device configured for diffracting a predetermined wavelength of incident light onto adjacent optical focal points, and a photon detector for detecting a spectral characteristic of the predetermined wavelength. One of the optical focal points is a constructive interference point and the other optical focal point is a destructive interference point. The diffraction device, which may be a micro-zone plate (MZP) of micro-ring gratings or an optical lens, generates a constructive ray point using phase-contrasting of the destructive interference point. The ray point is located between adjacent optical focal points. A method of generating a densely-accumulated ray point includes directing incident light onto the optical diffraction device, diffracting the selected wavelength onto the constructive interference focal point and the destructive interference focal point, and generating the densely-accumulated ray point in a narrow region.Type: GrantFiled: July 30, 2009Date of Patent: October 23, 2012Assignee: The United States of America as represented by the Administrator of the National Aeronautics and Space AdministrationInventors: Yeonjoon Park, Sang H. Choi, Glen C. King, James R. Elliott