Patents by Inventor James S. Papanu
James S. Papanu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150214111Abstract: Methods and systems for dicing a semiconductor wafer including a plurality of integrated circuits (ICs) are described. In one embodiment, a method involves adhering an adhesive tape to a thin water soluble dry film. The method involves applying the thin water soluble dry film adhered to the adhesive tape over a surface of the semiconductor wafer. The method involves removing the adhesive tape from the thin water soluble dry film. The thin water soluble dry film is patterned with a laser scribing process, exposing regions of the semiconductor wafer between the ICs. The method involves etching the semiconductor wafer through gaps in the patterned thin water soluble dry film, and removing the thin water soluble dry film.Type: ApplicationFiled: January 6, 2015Publication date: July 30, 2015Inventors: Wei-Sheng Lei, James S. Papanu, Prabhat Kumar, Brad Eaton, Ajay Kumar
-
Publication number: 20150214109Abstract: Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves forming a mask above the semiconductor wafer, the mask including a layer covering and protecting the integrated circuits. The mask is exposed to a plasma treatment process to increase an etch resistance of the mask. The mask is patterned with a laser scribing process to provide gaps in the mask, the gaps exposing regions of the semiconductor wafer between the integrated circuits. Subsequent to exposing the mask to the plasma treatment process, the semiconductor wafer is plasma etched through the gaps in the mask to singulate the integrated circuits.Type: ApplicationFiled: January 29, 2014Publication date: July 30, 2015Inventors: Wei-Sheng Lei, Brad Eaton, Ajay Kumar, James S. Papanu, Jungrae Park
-
Patent number: 9093518Abstract: Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a method of dicing a wafer involves providing a semiconductor wafer having integrated circuits on a front side thereof, and having a wafer-level underfill material layer disposed on the integrated circuits. The method also involves laser irradiating the semiconductor wafer from a backside of the semiconductor wafer to generate defects along dicing streets of the semiconductor wafer, the dicing streets oriented between the integrated circuits. The method also involves, subsequent to the laser irradiating, mechanically singulating the integrated circuits along the dicing streets.Type: GrantFiled: June 30, 2014Date of Patent: July 28, 2015Assignee: Applied Materials, Inc.Inventors: Wei-Sheng Lei, James S. Papanu, Brad Eaton, Ajay Kumar
-
Patent number: 9076860Abstract: Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves forming a mask above the semiconductor wafer, the mask including a layer covering and protecting the integrated circuits. The method also involves patterning the mask with a laser scribing process to provide gaps in the mask, the gaps exposing regions of the semiconductor wafer between the integrated circuits. The method also involves plasma etching the semiconductor wafer through the gaps in the mask to singulate the integrated circuits. The method also involves, subsequent to plasma etching the semiconductor wafer, removing etch residue from sidewalls of the singulated integrated circuits.Type: GrantFiled: April 8, 2014Date of Patent: July 7, 2015Assignee: Applied Materials, Inc.Inventors: Wei-Sheng Lei, Prabhat Kumar, James S. Papanu, Ajay Kumar, Brad Eaton
-
Publication number: 20150162243Abstract: Methods of using a screen-print mask for hybrid wafer dicing using laser scribing and plasma etch described. In an example, a method of dicing a semiconductor wafer having a plurality of integrated circuits separated by streets involves screen-printing a patterned mask above the semiconductor wafer, the patterned mask covering the integrated circuits and exposing the streets of the semiconductor wafer. The method also involves laser ablating the streets with a laser scribing process to expose regions of the semiconductor wafer between the integrated circuits. The method also involves plasma etching the semiconductor wafer through the exposed regions of the semiconductor wafer to singulate the integrated circuits. The patterned mask protects the integrated circuits during the plasma etching.Type: ApplicationFiled: December 6, 2013Publication date: June 11, 2015Inventors: Prabhat Kumar, Brad Eaton, Wei-Sheng Lei, James S. Papanu, Ajay Kumar
-
Patent number: 9041198Abstract: Maskless hybrid laser scribing and plasma etching wafer dicing processes are described. In an example, a method of dicing a semiconductor wafer having a front surface with a plurality of integrated circuits thereon and having a passivation layer disposed between and covering metal pillar/solder bump pairs of the integrated circuits involves laser scribing, without the use of a mask layer, the passivation layer to provide scribe lines exposing the semiconductor wafer. The method also involves plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits, wherein the passivation layer protects the integrated circuits during at least a portion of the plasma etching. The method also involves thinning the passivation layer to partially expose the metal pillar/solder bump pairs of the integrated circuits.Type: GrantFiled: October 22, 2013Date of Patent: May 26, 2015Assignee: Applied Materials, Inc.Inventors: Wei-Sheng Lei, Brad Eaton, James S. Papanu, Ajay Kumar
-
Publication number: 20150111363Abstract: Maskless hybrid laser scribing and plasma etching wafer dicing processes are described. In an example, a method of dicing a semiconductor wafer having a front surface with a plurality of integrated circuits thereon and having a passivation layer disposed between and covering metal pillar/solder bump pairs of the integrated circuits involves laser scribing, without the use of a mask layer, the passivation layer to provide scribe lines exposing the semiconductor wafer. The method also involves plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits, wherein the passivation layer protects the integrated circuits during at least a portion of the plasma etching. The method also involves thinning the passivation layer to partially expose the metal pillar/solder bump pairs of the integrated circuits.Type: ApplicationFiled: October 22, 2013Publication date: April 23, 2015Inventors: Wei-Sheng Lei, Brad Eaton, James S. Papanu, Ajay Kumar
-
Publication number: 20150111364Abstract: Maskless hybrid laser scribing and plasma etching wafer dicing processes are described. In an example, a method of dicing a semiconductor wafer having a front surface with a plurality of integrated circuits thereon and having a passivation layer disposed between and covering metal pillar/solder bump pairs of the integrated circuits involves laser scribing, without the use of a mask layer, the passivation layer to provide scribe lines exposing the semiconductor wafer. The method also involves plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits, wherein the passivation layer protects the integrated circuits during at least a portion of the plasma etching. The method also involves thinning the passivation layer to partially expose the metal pillar/solder bump pairs of the integrated circuits.Type: ApplicationFiled: August 7, 2014Publication date: April 23, 2015Inventors: Wei-Sheng Lei, Brad Eaton, James S. Papanu, Ajay Kumar
-
Patent number: 9012305Abstract: Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves forming a mask above the semiconductor wafer, the mask including a layer covering and protecting the integrated circuits. The mask is patterned with a laser scribing process to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits. Subsequent to patterning the mask, the exposed regions of the semiconductor wafer are cleaned with an anisotropic plasma process non-reactive to the exposed regions of the semiconductor wafer. Subsequent to cleaning the exposed regions of the semiconductor wafer, the semiconductor wafer is plasma etched through the gaps in the patterned mask to singulate the integrated circuits.Type: GrantFiled: January 29, 2014Date of Patent: April 21, 2015Assignee: Applied Materials, Inc.Inventors: Wei-Sheng Lei, Jungrae Park, James S. Papanu, Brad Eaton, Ajay Kumar
-
Patent number: 8991329Abstract: Improved wafer coating processes, apparatuses, and systems are described. In one embodiment, an improved spin-coating process and system is used to form a mask for dicing a semiconductor wafer with a laser plasma dicing process. In one embodiment, a spin-coating apparatus for forming a film over a semiconductor wafer includes a rotatable stage configured to support the semiconductor wafer. The rotatable stage has a downward sloping region positioned beyond a perimeter of the semiconductor wafer. The apparatus includes a nozzle positioned above the rotatable stage and configured to dispense a liquid over the semiconductor wafer. The apparatus also includes a motor configured to rotate the rotatable stage.Type: GrantFiled: January 31, 2014Date of Patent: March 31, 2015Assignee: Applied Materials, Inc.Inventors: Jungrae Park, Wei-Sheng Lei, Prabhat Kumar, James S. Papanu, Brad Eaton, Ajay Kumar
-
Patent number: 8975163Abstract: Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a method of dicing a semiconductor wafer comprising a plurality of integrated circuits involves forming a mask above the semiconductor wafer. The mask includes a layer covering and protecting the integrated circuits. The semiconductor wafer has a thickness. The method also involves laser scribing the mask and a majority of the thickness of the semiconductor wafer to provide scribe lines in the mask and the semiconductor wafer. The scribe lines are formed between the integrated circuits. The method also involves plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits.Type: GrantFiled: April 10, 2014Date of Patent: March 10, 2015Assignee: Applied Materials, Inc.Inventors: Wei-Sheng Lei, James S. Papanu, Brad Eaton, Ajay Kumar
-
Patent number: 8932939Abstract: Methods and systems for forming water soluble masks by dry film lamination are described. Also described are methods of wafer dicing, including formation of a water soluble mask by dry film lamination. In one embodiment, a method involves moisturizing an inner area of a water soluble dry film. The method involves stretching the water soluble dry film over a surface of the semiconductor wafer, and attaching the moistened inner area of the stretched film to the surface of the semiconductor wafer. A method of wafer dicing may further involve patterning the water soluble dry film, exposing regions of the semiconductor wafer between the ICs, and etching the semiconductor wafer through gaps in the patterned water soluble dry film.Type: GrantFiled: April 14, 2014Date of Patent: January 13, 2015Assignee: Applied Materials, Inc.Inventors: Wei-Sheng Lei, James S. Papanu, Brad Eaton, Ajay Kumar
-
Patent number: 8927393Abstract: Methods and systems for dicing a semiconductor wafer including a plurality of integrated circuits (ICs) are described. In one embodiment, a method involves adhering an adhesive tape to a thin water soluble dry film. The method involves applying the thin water soluble dry film adhered to the adhesive tape over a surface of the semiconductor wafer. The method involves removing the adhesive tape from the thin water soluble dry film. The thin water soluble dry film is patterned with a laser scribing process, exposing regions of the semiconductor wafer between the ICs. The method involves etching the semiconductor wafer through gaps in the patterned thin water soluble dry film, and removing the thin water soluble dry film.Type: GrantFiled: January 29, 2014Date of Patent: January 6, 2015Assignee: Applied Materials, Inc.Inventors: Wei-Sheng Lei, James S. Papanu, Prabhat Kumar, Brad Eaton, Ajay Kumar
-
Patent number: 8912078Abstract: Approaches for hybrid laser scribe and plasma etch dicing process for a wafer having backside solder bumps are described. For example, a method of dicing a semiconductor wafer having integrated circuits on a front side thereof and corresponding arrays of metal bumps on a backside thereof involves applying a dicing tape to the backside of the semiconductor wafer, the dicing tape covering the arrays of metal bumps. The method also involves, subsequently, forming a mask on the front side of the semiconductor wafer, the mask covering the integrated circuits. The method also involves forming scribe lines on the front side of the semiconductor wafer with a laser scribing process, the scribe lines formed in the mask and between the integrated circuits. The method also involves plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits, the mask protecting the integrated circuits during the plasma etching.Type: GrantFiled: April 16, 2014Date of Patent: December 16, 2014Assignee: Applied Materials, Inc.Inventors: Wei-Sheng Lei, James S. Papanu, Aparna Iyer, Brad Eaton, Ajay Kumar
-
Patent number: 8883615Abstract: Approaches for cleaning a wafer during hybrid laser scribing and plasma etching wafer dicing processes are described. In an example, a method of dicing a semiconductor wafer having a front surface having a plurality of integrated circuits thereon involves forming an underfill material layer between and covering metal pillar/solder bump pairs of the integrated circuits. The method also involves forming a mask layer on the underfill material layer. The method also involves laser scribing mask layer and the underfill material layer to provide scribe lines exposing portions of the semiconductor wafer between the integrated circuits. The method also involves removing the mask layer. The method also involves, subsequent to removing the mask layer, plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits, wherein the second insulating layer protects the integrated circuits during at least a portion of the plasma etching.Type: GrantFiled: August 8, 2014Date of Patent: November 11, 2014Assignee: Applied Materials, Inc.Inventors: James Matthew Holden, Wei-Sheng Lei, James S. Papanu, Ajay Kumar
-
Patent number: 8361835Abstract: Embodiments disclosed herein generally relate to a process of depositing a transparent conductive oxide layer over a substrate. The transparent oxide layer is sometimes deposited onto a substrate for later use in a solar cell device. The transparent conductive oxide layer may be deposited by a “cold” sputtering process. In other words, during the sputtering process, a plasma is ignited in the processing chamber which naturally heats the substrate. No additional heat is provided to the substrate during deposition such as from the susceptor. After the transparent conductive oxide layer is deposited, the substrate may be annealed and etched, in either order, to texture the transparent conductive oxide layer. In order to tailor the shape of the texturing, different wet etch chemistries may be utilized. The different etch chemistries may be used to shape the surface of the transparent conductive oxide and the etch rate.Type: GrantFiled: March 29, 2010Date of Patent: January 29, 2013Assignee: Applied Materials, Inc.Inventors: Valery V. Komin, Hien-Minh Huu Le, David Tanner, James S. Papanu, Philip A. Greene, Suresh M. Shrauti, Roman Gouk, Steven Verhaverbeke
-
Patent number: 8318589Abstract: Embodiments disclosed herein generally relate to a process of depositing a transparent conductive oxide layer over a substrate. The transparent oxide layer is sometimes deposited onto a substrate for later use in a solar cell device. The transparent conductive oxide layer may be deposited by a “cold” sputtering process. In other words, during the sputtering process, a plasma is ignited in the processing chamber which naturally heats the substrate. No additional heat is provided to the substrate during deposition such as from the susceptor. After the transparent conductive oxide layer is deposited, the substrate may be annealed and etched, in either order, to texture the transparent conductive oxide layer. In order to tailor the shape of the texturing, different wet etch chemistries may be utilized. The different etch chemistries may be used to shape the surface of the transparent conductive oxide and the etch rate.Type: GrantFiled: March 29, 2010Date of Patent: November 27, 2012Assignee: Applied Materials, Inc.Inventors: Valery V. Komin, Hien-Minh Huu Le, David Tanner, James S. Papanu, Philip A. Greene, Suresh M. Shrauti, Roman Gouk, Steven Verhaverbeke
-
Patent number: 8002899Abstract: Aspects of the invention generally provide methods and apparatus for cleaning adhesive residual on a photomask substrate. In one embodiment, the apparatus includes a processing cell, a support assembly configured to receive a photomask substrate disposed thereon disposed in the processing cell, a protection head assembly disposed above and facing the support assembly, and a head actuator configured to control the elevation of the protection head assembly relative to an upper surface of the support assembly. A cleaning device is provided and positioned to interact with the photomask substrate disposed on the support assembly.Type: GrantFiled: September 30, 2008Date of Patent: August 23, 2011Assignee: Applied Materials, Inc.Inventors: Banqiu Wu, Richard Lee, M. Rao Yalamanchili, Ajay Kumar, James S. Papanu, Chung-Huan Jeon
-
Patent number: 7914623Abstract: A combination of a dry oxidizing, wet etching, and wet cleaning processes are used to remove particle defects from a wafer after ion implantation, as part of a wafer bonding process to fabricate a SOI wafer. The particle defects on the topside and the backside of the wafer are oxidized, in a dry strip chamber, with an energized gas. In a wet clean chamber, the backside of the wafer is treated with an etchant solution to remove completely or partially a thermal silicon oxide layer, followed by exposure of the topside and the backside to a cleaning solution. The cleaning solution contains ammonium hydroxide, hydrogen peroxide, DI water, and optionally a chelating agent, and a surfactant. The wet clean chamber is integrated with the dry strip chamber and contained in a single wafer processing system.Type: GrantFiled: October 24, 2007Date of Patent: March 29, 2011Assignee: Applied Materials, Inc.Inventors: James S. Papanu, Han-Wen Chen, Brian J. Brown, Steven Verhaverbeke
-
Publication number: 20100311204Abstract: Embodiments disclosed herein generally relate to a process of depositing a transparent conductive oxide layer over a substrate. The transparent oxide layer is sometimes deposited onto a substrate for later use in a solar cell device. The transparent conductive oxide layer may be deposited by a “cold” sputtering process. In other words, during the sputtering process, a plasma is ignited in the processing chamber which naturally heats the substrate. No additional heat is provided to the substrate during deposition such as from the susceptor. After the transparent conductive oxide layer is deposited, the substrate may be annealed and etched, in either order, to texture the transparent conductive oxide layer. In order to tailor the shape of the texturing, different wet etch chemistries may be utilized. The different etch chemistries may be used to shape the surface of the transparent conductive oxide and the etch rate.Type: ApplicationFiled: March 29, 2010Publication date: December 9, 2010Inventors: VALERY V. KOMIN, Hien-Minh Huu Le, David Tanner, James S. Papanu, Philip A. Greene, Suresh M. Shrauti, Roman Gouk, Steven Verhaverbeke