Patents by Inventor Jan Mulder
Jan Mulder has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070296456Abstract: An electrical circuit comprising a line driver for providing Ethernet signals is disclosed. The line driver comprises a voltage mode line driver for producing 1000BT and 100BT Ethernet signals and an active output impedance line driver arranged parallel to the voltage mode line driver. The line driver is capable of producing 1000BT or 100BT or 10BT Ethernet signals, wherein either the voltage mode line driver or the active impedance line driver is active.Type: ApplicationFiled: May 11, 2007Publication date: December 27, 2007Inventors: Frank van der GOES, Christopher Ward, Jan Mulder, Ovidiu Bajdechi
-
Publication number: 20070257744Abstract: A programmable gain attenuator includes a termination resistor. A first termination switch connects one side of the termination resistor to a first output. A second termination switch connects another side of the termination resistor to a second output. A first resistor ladder is arranged between a first input and the first side of the termination resistor. A first plurality of switches connect a corresponding tap from the first resistor ladder to the first output. A second resistor ladder is arranged between a second input and the second side of the termination resistor. A second plurality of switches connect a corresponding tap from the second resistor ladder to the second output. A first switch of the first plurality of switches is turned on, followed by a second switch of first plurality of switches turned off, followed by a third switch of first plurality of switches turned on.Type: ApplicationFiled: July 9, 2007Publication date: November 8, 2007Applicant: Broadcom CorporationInventors: Jan Westra, Jan Mulder, Franciscus van der Goes
-
Patent number: 7271755Abstract: A voltage interpolation circuit includes a resistive ladder connected between ground and a voltage input and having a plurality of resistors with voltage taps between the resistors. An amplifier (optionally) has first and second capacitors connected together at their respective first terminals and to an input of the amplifier. A first plurality of switches connect respective taps to a second terminal of the first capacitor. A second plurality of switches connect the respective taps to a second terminal of the second capacitor. An output voltage is interpolated by controlling the first and second pluralities of switches.Type: GrantFiled: August 26, 2004Date of Patent: September 18, 2007Assignee: Broadcom CorporationInventors: Jan Mulder, Franciscus Maria Leonardus van der Goes, Jan Westra, Rudy van der Plassche
-
Patent number: 7262639Abstract: A differential comparator with improved bit-error rate performance operating with a low supply voltage. The differential comparator includes a first pair of transistors receiving a differential input. A second pair of transistors is coupled to the first pair of transistors. A pair of resistive elements is connected between the first pair and second pair of transistors so as to increase bias currents shared by the first and second pairs of transistors. The increased bias currents reduce a time required by the differential comparator to transition from a meta-stable state to a stable state, thereby improving a bit-error rate of the differential comparator. The resistive elements can use linear resistors or transmission gates. Gates of either the first or second pair of transistors can provide an output.Type: GrantFiled: January 21, 2005Date of Patent: August 28, 2007Assignee: Broadcom CorporationInventors: Jan Mulder, Franciscus Maria Leonardus van der Goes, Marcel Lugthart
-
Patent number: 7256725Abstract: An analog to digital converter includes a resistive ladder outputting a plurality of reference voltages and a coarse ADC receiving the reference voltages and a voltage input. A plurality of coarse comparators receive an output of the coarse ADC. A switch matrix receives an output of the coarse ADC and the reference voltages. The switch matrix inputs a plurality of control signals for selecting at least two voltage subranges. A fine ADC receives the two voltage subranges and the voltage input. A plurality of fine comparators receive an output of the fine ADC. An encoder converts outputs of the coarse and fine comparators to a digital representation of the voltage input. The voltage subranges are adjacent. Each control signal includes a plurality of control lines for controlling corresponding switches. The switches are field effect transistors.Type: GrantFiled: January 10, 2007Date of Patent: August 14, 2007Assignee: Broadcom CorporationInventor: Jan Mulder
-
Publication number: 20070182476Abstract: The invention refers to signal processing circuits, more particularly, to switch capacitor circuits, and methods for reducing inter-symbol-interference. A switch capacitor circuit with reduced Inter-Symbol-Interference effect is provided, comprising: a voltage source, a first capacitor, a second capacitor, and at least one switch configured to be switched in a way that the first capacitor is charged to a first voltage by means of the voltage source, and then discharged by means of the second capacitor, thereby reducing the Inter-Symbol-Interference effect.Type: ApplicationFiled: September 20, 2006Publication date: August 9, 2007Applicant: Broadcom CorporationInventors: Franciscus Maria Leonardus van der Goes, Jan Mulder, Christopher Michael Ward
-
Patent number: 7242267Abstract: A programmable gain attenuator includes a termination resistor. A first termination switch connects one side of the termination resistor to a first output. A second termination switch connects another side of the termination resistor to a second output. A first resistor ladder is arranged between a first input and the first side of the termination resistor. A first plurality of switches connect a corresponding tap from the first resistor ladder to the first output. A second resistor ladder is arranged between a second input and the second side of the termination resistor. A second plurality of switches connect a corresponding tap from the second resistor ladder to the second output. A first switch of the first plurality of switches is turned on, followed by a second switch of first plurality of switches turned off, followed by a third switch of first plurality of switches turned on.Type: GrantFiled: April 23, 2004Date of Patent: July 10, 2007Assignee: Broadcom CorporationInventors: Jan R. Westra, Jan Mulder, Franciscus Maria Leonardus van der Goes
-
Publication number: 20070109173Abstract: An analog to digital converter includes a resistive ladder outputting a plurality of reference voltages and a coarse ADC receiving the reference voltages and a voltage input. A plurality of coarse comparators receive an output of the coarse ADC. A switch matrix receives an output of the coarse ADC and the reference voltages. The switch matrix inputs a plurality of control signals for selecting at least two voltage subranges. A fine ADC receives the two voltage subranges and the voltage input. A plurality of fine comparators receive an output of the fine ADC. An encoder converts outputs of the coarse and fine comparators to a digital representation of the voltage input. The voltage subranges are adjacent. Each control signal includes a plurality of control lines for controlling corresponding switches. The switches are field effect transistors.Type: ApplicationFiled: January 10, 2007Publication date: May 17, 2007Applicant: Broadcom CorporationInventor: Jan Mulder
-
Patent number: 7208980Abstract: A differential comparator with reduced offset. The differential comparator includes a first transistor coupled to a first input current and a second transistor coupled to a second input current. The first and second transistors are biased as diodes during a reset phase to store an offset voltage on parasitic capacitances of the first and second transistors. The first and second transistors are connected together as a latch to provide an output during a latch phase. Drain currents of the first and the second transistors substantially equal the first and the second input currents, respectively, during the reset phase and at the beginning of the latch phase. During the latch phase, currents approximately twice as large as differential-mode signal currents provided by the first and the second input currents are provided to the first and the second transistors, respectively.Type: GrantFiled: January 21, 2005Date of Patent: April 24, 2007Assignee: Broadcom CorporationInventor: Jan Mulder
-
Patent number: 7190298Abstract: An analog to digital converter includes a resistive ladder outputting a plurality of reference voltages and a coarse ADC receiving the reference voltages and a voltage input. A plurality of coarse comparators receive an output of the coarse ADC. A switch matrix receives an output of the coarse ADC and the reference voltages. The switch matrix inputs a plurality of control signals for selecting at least two voltage subranges. A fine ADC receives the two voltage subranges and the voltage input. A plurality of fine comparators receive an output of the fine ADC. An encoder converts outputs of the coarse and fine comparators to a digital representation of the voltage input. The voltage subranges are adjacent. Each control signal includes a plurality of control lines for controlling corresponding switches. The switches are field effect transistors.Type: GrantFiled: March 21, 2005Date of Patent: March 13, 2007Assignee: Broadcom CorporationInventor: Jan Mulder
-
Patent number: 7170701Abstract: The present invention relates to an amplifier intended to deliver to a load impedance RL connected between two output terminals of the amplifier an output current Iout which is representative of an input signal (Vin, ?Vin) applied to two input terminals of the amplifier, which amplifier includes a first and a second transistor T1 and T2 connected as a differential pair around the load impedance RL. The amplifier according to the invention further includes a third and a fourth transistor T3 and T4 which form a differential pair; degenerated by means of a degenerating impedance Req which has a nominal value equal to that of the load impedance RL of the amplifier, which differential pair (T3, T4) is intended to be controlled by means of a control signal (?Vin/2, Vin/2), in anti-phase with the input signal (Vin, ?Vin). The invention permits to double the output current Iout of the amplifier without, however, increasing its power consumption.Type: GrantFiled: June 25, 2002Date of Patent: January 30, 2007Assignee: Koninklijke Philips Electronics N.V.Inventors: Jan Mulder, Hugo Veenstra, Giuseppe Grillo
-
Patent number: 7135942Abstract: A programmable gain attenuator includes a termination resistor. A first termination switch connects one side of the termination resistor to a first output. A second termination switch connects another side of the termination resistor to a second output. A first resistor ladder is arranged between a first input and the first side of the termination resistor. A first plurality of switches connect a corresponding tap from the first resistor ladder to the first output. A second resistor ladder is arranged between a second input and the second side of the termination resistor. A second plurality of switches connect a corresponding tap from the second resistor ladder to the second output. A first switch of the first plurality of switches is turned on, followed by a second switch of first plurality of switches turned off, followed by a third switch of first plurality of switches turned on.Type: GrantFiled: October 29, 2003Date of Patent: November 14, 2006Assignee: Broadcom CorporationInventors: Jan R Westra, Jan Mulder
-
Publication number: 20060246860Abstract: Provided is a method and system for controlling current characteristics in a transceiver having a transmitter. The method includes identifying a phase control signal from an adjacent current cell preceding the particular current cell in time and logically ORing the phase control signal from the preceding cell with a phase control signal from the particular current cell.Type: ApplicationFiled: April 24, 2006Publication date: November 2, 2006Applicant: Broadcom CorporationInventors: Yee Cheung, Kevin Chan, Jan Mulder
-
Patent number: 7129865Abstract: A method for reducing bit errors in an analog to digital converter having an array of comparators. The outputs of first and second comparators are received as in inputs to an Exclusive OR gate. The first and second comparators are separated in the array by a third comparator. The output of the Exclusive OR gate is used to determine if the third comparator is in a metastable condition. If the third comparator is in a metastable condition, the bias current of the latch circuit of the third comparator is increased to increase the rate at which the third comparator transitions to a steady state.Type: GrantFiled: March 24, 2005Date of Patent: October 31, 2006Assignee: Broadcom CorporationInventors: Jan Mulder, Franciscus M. L. van der Goes
-
Publication number: 20060164126Abstract: A differential comparator with improved bit-error rate performance operating with a low supply voltage. The differential comparator includes a first pair of transistors receiving a differential input. A second pair of transistors is coupled to the first pair of transistors. A pair of resistive elements is connected between the first pair and second pair of transistors so as to increase bias currents shared by the first and second pairs of transistors. The increased bias currents reduce a time required by the differential comparator to transition from a meta-stable state to a stable state, thereby improving a bit-error rate of the differential comparator. The resistive elements can use linear resistors or transmission gates. Gates of either the first or second pair of transistors can provide an output.Type: ApplicationFiled: January 21, 2005Publication date: July 27, 2006Inventors: Jan Mulder, Franciscus van der Goes, Marcel Lugthart
-
Publication number: 20060164125Abstract: A differential comparator with reduced offset. The differential comparator includes a first transistor coupled to a first input current and a second transistor coupled to a second input current. The first and second transistors are biased as diodes during a reset phase to store an offset voltage on parasitic capacitances of the first and second transistors. The first and second transistors are connected together as a latch to provide an output during a latch phase. Drain currents of the first and the second transistors substantially equal the first and the second input currents, respectively, during the reset phase and at the beginning of the latch phase. During the latch phase, currents approximately twice as large as differential-mode signal currents provided by the first and the second input currents are provided to the first and the second transistors, respectively.Type: ApplicationFiled: January 21, 2005Publication date: July 27, 2006Inventor: Jan Mulder
-
Publication number: 20060105725Abstract: Provided is a method and system for controlling current characteristics in a transceiver having a transmitter. The transmitter includes a plurality of current cells. Each cell is configurable for operating in different modes. The method includes determining a first probability associated with transmitting data at a particular symbolic level and determining a second probability associated with each cell being used during a transmission at the particular symbolic level. Next, one of the modes for each cell is selected in accordance with anticipated performance requirements. An average current of the transmitter is then calculated based upon the determined first and second probabilities and the selected modes.Type: ApplicationFiled: November 12, 2004Publication date: May 18, 2006Inventors: Yee Cheung, Kevin Chan, Jan Mulder
-
Patent number: 7019679Abstract: A differential multiplexer includes a plurality of multiplexing circuits. Each multiplexing circuit inputs a corresponding differential input signal including a positive input signal and a negative input signal, and outputs positive and negative output signals. Each multiplexing circuit includes first, second, third and fourth transistors. The first and second transistors input the positive input signal. The third and fourth transistors input the negative input signal. Outputs of the first and third transistors are connected to the positive output signal. Outputs of the second and fourth transistors are connected to the negative output signal. The positive and negative output signals are controlled using gate voltages on the first and fourth transistors. The second and third transistors are turned off when the differential multiplexer is in use. The transistors are cross-coupled to make leakage between the positive and negative input signals common mode in the positive and negative output signals.Type: GrantFiled: September 30, 2004Date of Patent: March 28, 2006Assignee: Broadcom CorporationInventors: Jan Mulder, Franciscus Maria Leonardus van der Goes
-
Publication number: 20050244796Abstract: A motion simulator provided with a movable housing, preferably carried by a number of length-adjustable legs, in which housing projection means are arranged for visual information supply, while in the housing a control environment of a motion apparatus to be simulated is situated, the control environment being incorporated in a removable unit, which unit is exchangeable for another, comparable unit having a different control environment to be simulated.Type: ApplicationFiled: March 18, 2005Publication date: November 3, 2005Inventors: Jan Mulder, Adriaan Beukers, Max Baarspul, Michael Johannes van Tooren, Stefaan Emiel de Winter
-
Publication number: 20050162195Abstract: A method for reducing bit errors in an analog to digital converter having an array of comparators. The outputs of first and second comparators are received as in inputs to an Exclusive OR gate. The first and second comparators are separated in the array by a third comparator. The output of the Exclusive OR gate is used to determine if the third comparator is in a metastable condition. If the third comparator is in a metastable condition, the bias current of the latch circuit of the third comparator is increased to increase the rate at which the third comparator transitions to a steady state.Type: ApplicationFiled: March 24, 2005Publication date: July 28, 2005Inventors: Jan Mulder, Franciscus van der Goes