Abstract: A CPU module includes a host element configured to perform a high-level host-related task, and one or more data-generating processing elements configured to perform a data-generating task associated with the high-level host-related task. Each data-generating processing element includes logic configured to receive input data, and logic configured to process the input data to produce output data.

Abstract: A CPU module includes a host element configured to perform a high-level host-related task, and one or more data-generating processing elements configured to perform a data-generating task associated with the high-level host-related task. Each data-generating processing element includes logic configured to receive input data, and logic configured to process the input data to produce output data. The amount of output data is greater than an amount of input data, and the ratio of the amount of input data to the amount of output data defines a decompression ratio. In one implementation, the high-level host-related task performed by the host element pertains to a high-level graphics processing task, and the data-generating task pertains to the generation of geometry data (such as triangle vertices) for use within the high-level graphics processing task. The CPU module can transfer the output data to a GPU module via at least one locked set of a cache memory.

Abstract: Methods and systems for transparent depth sorting are described. In accordance with one embodiment, multiple depth buffers are utilized to sort depth data associated with multiple transparent pixels that overlie one another. The sorting of the depth data enables identification of an individual transparent pixel that lies closest to an associated opaque pixel. With the closest individual transparent pixel being identified, the transparency effect of the identified pixel relative to the associated opaque pixel is computed. If additional overlying transparent pixels remain, a next closest transparent pixel relative to the opaque pixel is identified and for the next closest pixel, the transparency effect is computed relative to the transparency effect that was just computed.

Abstract: A computing environment maintains the confidentiality of data stored in system memory. The computing environment has an encryption circuit in communication with a CPU. The system memory is also in communication with the encryption circuit. An address bus having a plurality of address lines forms part of the system and a value of at least one of the address lines determines a key selected from a plurality of keys to use in the encryption circuit to encrypt data being transferred by the CPU to the memory.

Abstract: A integrity control system uses the address bits to enable protection of data stored in a system memory. An address bus that determines the location of data to be stored or retrieved from system memory has a plurality of address lines. A subset of the address lines enables the protection mechanism to generate an integrity control value representative of the data and determine where the integrity check value is stored in a secure memory.

Abstract: A integrity control system uses the address bits to enable encryption and/or protection of data stored in a system memory. The encryption and protection mechanisms are coupled to the CPU by way of a data bus and to the memory by way of a data bus. An address bus that determines the location of data to be stored or retrieved from system memory has a plurality of address lines. At least one of the address lines enabling the encryption mechanism to encrypt data before storage in the memory and to decrypt data after retrieval from memory. Another address line enables the protection mechanism to generate a hash of the data. The hash is stored and used to determine whether data has been altered while stored in system memory.

Abstract: A computing environment maintains the integrity of data stored in system memory. The system has a memory management unit that maintains a plurality of real page numbers. The system also comprises an address bus in communication with the memory management unit. The address bus comprises a plurality of address lines, wherein a value of at least one address line is set by a real page number from the memory management unit. The system has an operating system that controls memory usage by controlling the real page numbers stored in said page table that is accessed by the memory management unit. At least one security feature such as data encryption is selectively applied to data stored in a page of said memory as enabled by a value of said address line set by said real page number.

Abstract: Systems and methods for providing multi-pass rendering of three-dimensional objects. A rendering pipeline that includes (N) physical texture units and one or more associated buffers emulates a rendering pipeline containing more texture units (M) than are physically present (N). Multiple rendering passes are performed for each pixel. During each texture pass only N sets of texture coordinates are passed to the texture units. The number of passes required through the pipeline to emulate M texture units is M/N, rounded up to the next integer. The N texture units of the rendering pipeline perform look-ups on a given pass for the corresponding N texture maps. The texture values obtained during the texture passes are blended by texture blenders to provide composite texture values. In successive passes, the buffers are used for temporary data and the most current composite texture values. The process is repeated until all desired texture maps are applied.

Abstract: Systems and methods for providing multi-pass rendering of three-dimensional objects. A rendering pipeline that includes (N) physical texture units and one or more associated buffers emulates a rendering pipeline containing more texture units (M) than are physically present (N). Multiple rendering passes are performed for each pixel. During each texture pass only N sets of texture coordinates are passed to the texture units. The number of passes required through the pipeline to emulate M texture units is M/N, rounded up to the next integer. The N texture units of the rendering pipeline perform look-ups on a given pass for the corresponding N texture maps. The texture values obtained during the texture passes are blended by texture blenders to provide composite texture values. In successive passes, the buffers are used for temporary data and the most current composite texture values. The process is repeated until all desired texture maps are applied.

Abstract: A multi-code multicarrier CDMA system and method for communicating data by transforming a stream of data into a plurality of code sequences selected from a code book by associating symbols of the data stream with the code sequences of the code book, wherein the codebook includes M code sequences and each of the code sequences has a length of N data symbols, copying each of the code sequences onto one or more of a plurality of subcarriers, transmitting the plurality of subcarriers, receiving the plurality of transmitted subcarriers, demodulating the received subcarriers to result in the code sequences, transforming the code sequences back into the stream of data based upon the associations between the code sequences of the code book and the symbols of the data stream, changing at least one of the number M and lengths N of the code sequences in the code book.

Abstract: A CPU module includes a host element configured to perform a high-level host-related task, and one or more data-generating processing elements configured to perform a data-generating task associated with the high-level host-related task. Each data-generating processing element includes logic configured to receive input data, and logic configured to process the input data to produce output data. The amount of output data is greater than an amount of input data, and the ratio of the amount of input data to the amount of output data defines a decompression ratio. In one implementation, the high-level host-related task performed by the host element pertains to a high-level graphics processing task, and the data-generating task pertains to the generation of geometry data (such as triangle vertices) for use within the high-level graphics processing task. The CPU module can transfer the output data to a GPU module via at least one locked set of a cache memory.

Abstract: Antimicrobial compositions, especially those useful when applied topically, particularly to mucosal tissues (i.e., mucous membranes), including, in particular, an antimicrobial lipid component, such as a fatty acid ester, fatty ether, or alkoxide derivative thereof. The compositions can also include an enhancer component, a surfactant, a hydrophobic component, and/or a hydrophilic component. Such compositions provide effective topical antimicrobial activity and are accordingly useful in the treatment and/or prevention of conditions that are caused, or aggravated by, microorganisms (including viruses).

Abstract: The present invention is generally related to a product and process to reduce the microbial contamination on organic matter, such as processed meat, fruits and vegetables, plant parts, and inanimate surfaces such as textiles and stainless steel. In particular, the invention is related to a product and process to disinfect meat products and other substrates using a concentrated antimicrobial composition containing a fatty acid ester, an enhancer and optionally a surfactant.

Abstract: Methods and systems for transparent depth sorting are described. In accordance with one embodiment, multiple depth buffers are utilized to sort depth data associated with multiple transparent pixels that overlie one another. The sorting of the depth data enables identification of an individual transparent pixel that lies closest to an associated opaque pixel. With the closest individual transparent pixel being identified, the transparency effect of the identified pixel relative to the associated opaque pixel is computed. If additional overlying transparent pixels remain, a next closest transparent pixel relative to the opaque pixel is identified and for the next closest pixel, the transparency effect is computed relative to the transparency effect that was just computed.

Abstract: Antimicrobial compositions, especially those useful when applied topically, particularly to mucosal tissues (i.e., mucous membranes), including a fatty acid ester, fatty ether, or alkoxide derivative thereof. The compositions can also include an enhancer component, a surfactant, a hydrophobic component, and/or a hydrophilic component. Such compositions provide effective topical antimicrobial activity and are accordingly useful in the treatment and/or prevention of conditions that are caused, or aggravated by, microorganisms (including viruses).

Abstract: A CPU module includes a host element configured to perform a high-level host-related task, and one or more data-generating processing elements configured to perform a data-generating task associated with the high-level host-related task. Each data-generating processing element includes logic configured to receive input data, and logic configured to process the input data to produce output data. The amount of output data is greater than an amount of input data, and the ratio of the amount of input data to the amount of output data defines a decompression ratio. In one implementation, the high-level host-related task performed by the host element pertains to a high-level graphics processing task, and the data-generating task pertains to the generation of geometry data (such as triangle vertices) for use within the high-level graphics processing task. The CPU module can transfer the output data to a GPU module via at least one locked set of a cache memory.

Abstract: The present invention provides a composition, comprising: greater than about 0.1% by weight hydrogen peroxide; an aromatic acid component; surfactant; optionally, a solvent; and a carrier. The composition of the invention is useful as a disinfecting composition for killing microorganisms such as bacterium (including Mycobacterium), spores and fungi. The composition provides a pathogenic bacteria kill rate of 99.9% in about 30 seconds when bacteria are exposed to the composition and is effective in providing a Mycobacterium kill of 106 with two minutes or less. Moreover, the compositions of the invention are generally more resistant to catalase deactivation than, for example, an aqueous solution of hydrogen peroxide. The concentration of hydrogen peroxide within the composition may range from about 1% by weight to about 7% by weight and the concentration of aromatic acid component may range from about 0.1% by weight to about 5% by weight.

Abstract: A CPU module includes a host element configured to perform a high-level host-related task, and one or more data-generating processing elements configured to perform a data-generating task associated with the high-level host-related task. Each data-generating processing element includes logic configured to receive input data, and logic configured to process the input data to produce output data. The amount of output data is greater than an amount of input data, and the ratio of the amount of input data to the amount of output data defines a decompression ratio. In one implementation, the high-level host-related task performed by the host element pertains to a high-level graphics processing task, and the data-generating task pertains to the generation of geometry data (such as triangle vertices) for use within the high-level graphics processing task. The CPU module can transfer the output data to a GPU module via at least one locked set of a cache memory.

Abstract: Systems and methods for providing multi-pass rendering of three-dimensional objects. A rendering pipeline that includes (N) physical texture units and one or more associated buffers emulates a rendering pipeline containing more texture units (M) than are physically present (N). Multiple rendering passes are performed for each pixel. During each texture pass only N sets of texture coordinates are passed to the texture units. The number of passes required through the pipeline to emulate M texture units is M/N, rounded up to the next integer. The N texture units of the rendering pipeline perform look-ups on a given pass for the corresponding N texture maps. The texture values obtained during the texture passes are blended by texture blenders to provide composite texture values. In successive passes, the buffers are used for temporary data and the most current composite texture values. The process is repeated until all desired texture maps are applied.

Abstract: Systems and methods for providing multi-pass rendering of three-dimensional objects. A rendering pipeline is used that includes one or more (N) physical texture units and one or more associated frame buffers to emulate a rendering pipeline containing more texture units (M) than are actually physically present (N). Multiple rendering passes are performed for each pixel of a frame. During each texture pass for each pixel of a frame, only N sets of texture coordinates are passed to the texture units. The number of passes required through the pipeline to emulate M texture units is M/N, rounded up to the next integer number of passes. The N texture units of the rendering pipeline perform the look-ups on a given pass for the correspondingly bound N texture maps. The texture values obtained during the texture passes for each pixel are blended by complementary texture blenders to provide composite texture values for each of the pixels of the frame.