Patents by Inventor Jeffrey B. Johnson
Jeffrey B. Johnson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9312274Abstract: Merged fin structures for finFET devices and methods of manufacture are disclosed. The method of forming the structure includes forming a plurality of fin structures on an insulator layer. The method further includes forming a faceted structure on adjacent fin structures of the plurality of fin structures. The method further includes spanning a gap between the faceted structures on the adjacent fin structures with a semiconductor material.Type: GrantFiled: October 15, 2014Date of Patent: April 12, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Andres Bryant, Brian J. Greene, Jeffrey B. Johnson, Mickey H. Yu
-
Patent number: 9196712Abstract: A semiconductor device fabrication process includes forming a fin upon a semiconductor substrate and forming a gate upon the semiconductor substrate and upon and orthogonal to the fin, forming a source drain contacts by growing epitaxy material over the fin, forming a trench between the epitaxy material and a gate to expose an upper surface portion of the fin, doping the exposed fin portion to form an extension region, and activating the extension region. The semiconductor device may include the fin, gate, gate spacers upon sidewalls of the gate, a source drain contact adjacent to the gate spacers surrounding the fin, and doped extension regions within the fin below the gate spacers.Type: GrantFiled: September 12, 2014Date of Patent: November 24, 2015Assignee: GlobalFoundries Inc.Inventors: Mohammad Hasanuzzaman, Jeffrey B. Johnson, Kam-Leung Lee
-
Publication number: 20150303272Abstract: A method for fabricating a FinFET device includes forming a silicon-on-insulator (SOI) substrate having a semiconductor layer overlaying a buried oxide (BOX) layer; etching the semiconductor layer to form a plurality of fin structures and a semiconductor layer gap in between the plurality of fin structures and the BOX layer; depositing a sacrificial gate over at least one gate region, wherein the gate region separates a source and a drain region; disposing offset spacers on vertical sidewalls of the sacrificial gate; removing the sacrificial gate; removing the semiconductor layer gap in the gate region to prevent merging of the plurality of fin structures in the gate regions; and fabricating a high-k dielectric metal gate structure overlaying the fin structures in the gate region.Type: ApplicationFiled: December 19, 2014Publication date: October 22, 2015Inventors: Andres Bryant, Jeffrey B. Johnson, Effendi Leobandung, Tenko Yamashita
-
Patent number: 9105742Abstract: A multi-gate semiconductor device includes a first semiconductor structure and a second semiconductor structure. The first semiconductor structure includes a first gate stack having first spacers formed on opposing sides thereof. The second semiconductor structure includes a second gate stack having second spacers formed on opposing sides thereof. First elevated source/drain regions abut the first spacers to define a first effective S/D distance between the first gate stack and the first elevated source/drain regions. Second elevated source/drain regions abut the second spacers to define a second effective S/D distance between the second gate stack and the second elevated source/drain regions. The second effective S/D distance is equal to the first effective S/D distance.Type: GrantFiled: March 27, 2014Date of Patent: August 11, 2015Assignee: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Jeffrey B. Johnson, Tenko Yamashita, Chun-chen Yeh
-
Patent number: 9105718Abstract: A structure, a FET, a method of making the structure and of making the FET. The structure including: a silicon layer on a buried oxide (BOX) layer of a silicon-on-insulator substrate; a trench in the silicon layer extending from a top surface of the silicon layer into the silicon layer, the trench not extending to the BOX layer, a doped region in the silicon layer between and abutting the BOX layer and a bottom of the trench, the first doped region doped to a first dopant concentration; a first epitaxial layer, doped to a second dopant concentration, in a bottom of the trench; a second epitaxial layer, doped to a third dopant concentration, on the first epitaxial layer in the trench; and wherein the third dopant concentration is greater than the first and second dopant concentrations and the first dopant concentration is greater than the second dopant concentration.Type: GrantFiled: March 25, 2014Date of Patent: August 11, 2015Assignee: International Business Machines CorporationInventors: Jeffrey B. Johnson, Shreesh Narasimha, Hasan M. Nayfeh, Viorel Ontalus, Robert R. Robison
-
Publication number: 20150186575Abstract: In one embodiment, the invention comprises: defining a first volume in a layer of a semiconductor device; calculating a probability of finding at least one dopant atom in the first volume, based on a dopant distribution of the layer; in the case that the calculated probability is equal to or greater than a pre-determined threshold, defining at least one additional volume in the layer substantially equal to the first volume; and in the case that the calculated probability is less than the pre-determined threshold: aggregating the first volume with a second volume adjacent the first volume, the second volume being substantially equal to the first volume; and recalculating a probability of finding at least one dopant atom in the aggregated first and second volumes, based on the dopant distribution of the layer.Type: ApplicationFiled: January 2, 2014Publication date: July 2, 2015Applicant: International Business Machines CorporationInventors: Samarth Agarwal, Abhisek Dixit, Jeffrey B. Johnson
-
Patent number: 9059281Abstract: A semiconductor device comprising dual L-shaped drift regions in a lateral diffused metal oxide semiconductor (LDMOS) and a method of making the same. The LDMOS in the semiconductor device comprises a trench isolation region or a deep trench encapsulated by a liner, a first L-shaped drift region, and a second L-shaped drift region. The LDMOS comprising the dual L-shape drift regions is integrated with silicon-germanium (SiGe) technology. The LDMOS comprising the dual L-shape drift regions furnishes a much higher voltage drop in a lateral direction within a much shorter distance from a drain region than the traditional LDMOS does.Type: GrantFiled: July 11, 2013Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: David G. Brochu, Jr., John J. Ellis-Monaghan, Michael J. Hauser, Jeffrey B. Johnson, Xuefeng Liu
-
Patent number: 9059138Abstract: A heterojunction bipolar transistor (HBT) structure, method of manufacturing the same and design structure thereof are provided. The HBT structure includes a semiconductor substrate having a sub-collector region therein. The HBT structure further includes a collector region overlying a portion of the sub-collector region. The HBT structure further includes an intrinsic base layer overlying at least a portion of the collector region. The HBT structure further includes an extrinsic base layer adjacent to and electrically connected to the intrinsic base layer. The HBT structure further includes an isolation region extending vertically between the extrinsic base layer and the sub-collector region. The HBT structure further includes an emitter overlying a portion of the intrinsic base layer. The HBT structure further includes a collector contact electrically connected to the sub-collector region. The collector contact advantageously extends through at least a portion of the extrinsic base layer.Type: GrantFiled: January 25, 2012Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Renata Camillo-Castillo, Zhong-Xiang He, Jeffrey B. Johnson, Qizhi Liu, Xuefeng Liu
-
Patent number: 9009638Abstract: Systems and methods for generating compact models that include the effects of physical and electrical variations independent of available hardware data. A method includes generating a physics-based model using a technology computer-aided design (TCAD) of the one or more devices in a technology node. The method further includes deriving electrical parameters for the one or more devices from the physics-based model. The method further includes generating the compact model based on the derived electrical parameters.Type: GrantFiled: December 30, 2013Date of Patent: April 14, 2015Assignee: International Business Machines CorporationInventors: Terence B. Hook, Jeffrey B. Johnson
-
Patent number: 8987078Abstract: A method of forming a semiconductor device is provided that includes forming a gate structure on a channel portion of a semiconductor substrate, forming an interlevel dielectric layer over the gate structure, and forming a opening through the interlevel dielectric layer to an exposed surface of the semiconductor substrate containing at least one of the source region and the drain region. A metal semiconductor alloy contact is formed on the exposed surface of the semiconductor substrate. At least one dielectric sidewall spacer is formed on sidewalls of the opening. An interconnect is formed within the opening in direct contact with the metal semiconductor alloy contact.Type: GrantFiled: September 17, 2013Date of Patent: March 24, 2015Assignees: International Business Machines Corporation, GLOBAL FOUNDRIES, Inc.Inventors: Jian Yu, Jeffrey B. Johnson, Zhengwen Li, Chengwen Pei, Michael Hargrove
-
Publication number: 20150014771Abstract: A semiconductor device comprising dual L-shaped drift regions in a lateral diffused metal oxide semiconductor (LDMOS) and a method of making the same. The LDMOS in the semiconductor device comprises a trench isolation region or a deep trench encapsulated by a liner, a first L-shaped drift region, and a second L-shaped drift region. The LDMOS comprising the dual L-shape drift regions is integrated with silicon-germanium (SiGe) technology. The LDMOS comprising the dual L-shape drift regions furnishes a much higher voltage drop in a lateral direction within a much shorter distance from a drain region than the traditional LDMOS does.Type: ApplicationFiled: July 11, 2013Publication date: January 15, 2015Inventors: David G. Brochu, JR., John J. Ellis-Monaghan, Michael J. Hauser, Jeffrey B. Johnson, Xuefeng Liu
-
Patent number: 8927378Abstract: An electrical structure is provided that includes a dielectric layer present on a semiconductor substrate and a via opening present through the dielectric layer. An interconnect is present within the via opening. A metal semiconductor alloy contact is present in the semiconductor substrate. The metal semiconductor alloy contact has a perimeter defined by a convex curvature relative to a centerline of the via opening. The endpoints for the convex curvature that defines the metal semiconductor alloy contact are aligned to an interface between a sidewall of the via opening, a sidewall of the interconnect and an upper surface of the semiconductor substrate.Type: GrantFiled: February 21, 2013Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Chengwen Pei, Jeffrey B. Johnson, Zhengwen Li, Jian Yu
-
Patent number: 8921939Abstract: A stressed channel field effect transistor (FET) includes a substrate; a gate stack located on the substrate; a channel region located in the substrate under the gate stack; source/drain stressor material located in cavities in the substrate on either side of the channel region; and vertical source/drain buffers located in the cavities in the substrate between the source/drain stressor material and the substrate, wherein the source/drain stressor material abuts the channel region above the source/drain buffers.Type: GrantFiled: January 28, 2013Date of Patent: December 30, 2014Assignee: International Business Machines CorporationInventors: Jeffrey B. Johnson, Ramachandran Muralidhar, Philip J. Oldiges, Viorel C. Ontalus, Kai Xiu
-
Patent number: 8872281Abstract: A trench contact silicide is formed on an inner wall of a contact trench that reaches to a buried conductive layer in a semiconductor substrate to reduce parasitic resistance of a reachthrough structure. The trench contact silicide is formed at the bottom, on the sidewalls of the trench, and on a portion of the top surface of the semiconductor substrate. The trench is subsequently filled with a middle-of-line (MOL) dielectric. A contact via may be formed on the trench contact silicide. The trench contact silicide may be formed through a single silicidation reaction with a metal layer or through multiple silicidation reactions with multiple metal layers.Type: GrantFiled: August 9, 2012Date of Patent: October 28, 2014Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Jeffrey B. Johnson, Peter J. Lindgren, Xuefeng Lie, James S. Nakos, Bradley A. Omer, Robert M. Rassel, David C. Sheridan
-
Patent number: 8835994Abstract: A structural alternative to retro doping to reduce transistor leakage is provided by providing a liner in a trench, undercutting a conduction channel region in an active semiconductor layer, etching a side, corner and/or bottom of the conduction channel where the undercut exposes semiconductor material in the active layer and replacing the removed portion of the conduction channel with insulator. This shaping of the conduction channel increases the distance to adjacent circuit elements which, if charged, could otherwise induce a voltage and cause a change in back-channel threshold in regions of the conduction channel and narrows and reduces cross-sectional area of the channel where the conduction in the channel is not well-controlled; both of which effects significantly reduce leakage of the transistor.Type: GrantFiled: June 1, 2010Date of Patent: September 16, 2014Assignee: International Business Machines CorporationInventors: Joseph Ervin, Jeffrey B. Johnson, Paul C. Parries, Chengwen Pei, Geng Wang, Yanli Zhang
-
Publication number: 20140239498Abstract: A trench contact silicide is formed on an inner wall of a contact trench that reaches to a buried conductive layer in a semiconductor substrate to reduce parasitic resistance of a reachthrough structure. The trench contact silicide is formed at the bottom, on the sidewalls of the trench, and on a portion of the top surface of the semiconductor substrate. The trench is subsequently filled with a middle-of-line (MOL) dielectric. A contact via may be formed on the trench contact silicide. The trench contact silicide may be formed through a single silicidation reaction with a metal layer or through multiple silicidation reactions with multiple metal layers.Type: ApplicationFiled: August 9, 2012Publication date: August 28, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Douglas D. Coolbaugh, Jeffrey B. Johnson, Peter J. Lindgren, Xuefeng Liu, James S. Nakos, Bradley A. Orner, Robert M. Rassel, David C. Sheridan
-
Patent number: 8816401Abstract: Structures and methods of making a heterojunction bipolar transistor (HBT) device that include: an n-type collector region disposed within a crystalline silicon layer; a p-type intrinsic base comprising a boron-doped silicon germanium crystal that is disposed on a top surface of an underlying crystalline Si layer, which is bounded by shallow trench isolators (STIs), and that forms angled facets on interfaces of the underlying crystalline Si layer with the shallow trench isolators (STIs); a Ge-rich, crystalline silicon germanium layer that is disposed on the angled facets and not on a top surface of the p-type intrinsic base; and an n-type crystalline emitter disposed on a top surface and not on the angled lateral facets of the p-type intrinsic base.Type: GrantFiled: November 30, 2012Date of Patent: August 26, 2014Assignee: International Business Machines CorporationInventors: Renata A. Camillo-Castillo, Jeffrey B. Johnson
-
Patent number: 8809953Abstract: A field effect transistor (FET) structure on a semiconductor substrate which includes a gate structure having a spacer on a semiconductor substrate; an extension implant underneath the gate structure; a recessed source and a recessed drain filled with a doped epitaxial material; halo implanted regions adjacent a bottom of the recessed source and drain and being underneath the gate stack. In an exemplary embodiment, there is implanted junction butting underneath the bottom of each of the recessed source and drain, the junction butting being separate and distinct from the halo implanted regions. In another exemplary embodiment, the doped epitaxial material is graded from a lower dopant concentration at a side of the recessed source and drain to a higher dopant concentration at a center of the recessed source and drain. In a further exemplary embodiment, the semiconductor substrate is a semiconductor on insulator substrate.Type: GrantFiled: March 21, 2012Date of Patent: August 19, 2014Assignee: International Business Machines CorporationInventors: David M. Fried, Jeffrey B. Johnson, Kevin McStay, Paul Parries, Chengwen Pei, Gan Wang, Geng Wang, Yanli Zhang
-
Patent number: 8809967Abstract: Device structures, design structures, and fabrication methods for fin-type field-effect transistor integrated circuit technologies. First and second fins, which constitute electrodes of the device structure, are each comprised of a first semiconductor material. The second fin is formed adjacent to the first fin to define a gap separating the first and second fins. Positioned in the gap is a layer comprised of a second semiconductor material.Type: GrantFiled: February 27, 2014Date of Patent: August 19, 2014Assignee: International Business Machines CorporationInventors: Robert J. Gauthier, Jr., Jeffrey B. Johnson, Junjun Li
-
Patent number: 8796771Abstract: A method of forming a transistor device includes implanting a diffusion inhibiting species in a semiconductor-on-insulator substrate comprising a bulk substrate, a buried insulator layer, and a semiconductor-on-insulator layer, the semiconductor-on-insulator substrate having one or more gate structures formed thereon such that the diffusion inhibiting species is disposed in portions of the semiconductor-on-insulator layer corresponding to a channel region, and disposed in portions of the buried insulator layer corresponding to source and drain regions. A transistor dopant species is introduced in the source and drain regions. An anneal is performed so as to diffuse the transistor dopant species in a substantially vertical direction while substantially preventing lateral diffusion of the transistor dopant species into the channel region.Type: GrantFiled: October 15, 2013Date of Patent: August 5, 2014Assignee: International Business Machines CorporationInventors: Brian J. Greene, Jeffrey B. Johnson, Qingqing Liang, Edward P. Maciejewski