Patents by Inventor Jeffrey C Hedrick
Jeffrey C Hedrick has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6818285Abstract: A crosslinked polyarylene material with a reduced coefficient of thermal expansion at high temperatures compared with conventional crosslinked polyarylene materials is provided. In addition, an integrated circuit article containing a crosslinked polyarylene polymer with reduced coefficient of thermal expansion at high temperatures is provided.Type: GrantFiled: December 31, 2002Date of Patent: November 16, 2004Assignee: International Business Machines CorporationInventors: Jeffrey C. Hedrick, Muthumanickam Sankarapandian, Christy S. Tyberg, James P. Godschalx, Qingshan J. Niu, Harry C. Silvis
-
Publication number: 20040213971Abstract: A method for forming a self aligned pattern on an existing pattern on a substrate comprising applying a coating of the masking material to the substrate; and allowing at least a portion of the masking material to preferentially attach to portions of the existing pattern. The pattern is comprised of a first set of regions of the substrate having a first atomic composition and a second set of regions of the substrate having a second atomic composition different from the first composition. The first set of regions may include one or more metal elements and the second set of regions may include a dielectric. The masking material may comprise a polymer containing a reactive grafting site that selectively binds to the portions of the pattern.Type: ApplicationFiled: April 23, 2003Publication date: October 28, 2004Applicant: International Business Machines CorporationInventors: Matthew E. Colburn, Stephen M. Gates, Jeffrey C. Hedrick, Elbert Huang, Satyanarayana V. Nitta, Sampath Purushothaman, Muthumanickam Sankarapandian
-
Publication number: 20040207084Abstract: Structures having low-k multilayered dielectric diffusion barrier layer having at least one low-k sublayer and at least one air barrier sublayer are described herein. The multilayered dielectric diffusion barrier layer are diffusion barriers to metal and barriers to air permeation. Methods and compositions relating to the generation of the structures are also described. The advantages of utilizing these low-k multilayered dielectric diffusion barrier layer is a gain in chip performance through a reduction in capacitance between conducting metal features and an increase in reliability as the multilayered dielectric diffusion barrier layer are impermeable to air and prevent metal diffusion.Type: ApplicationFiled: August 27, 2003Publication date: October 21, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey C. Hedrick, Elbert E. Huang
-
Patent number: 6803660Abstract: The present invention comprises a method for forming a hardmask including the steps of depositing a polymeric preceramic precursor film atop a substrate; converting the polymeric preceramic precursor film into at least one ceramic layer, where the ceramic layer has a composition of SivNwCxOyHz where 0.1≦v≦0.9, 0≦w≦0.5, 0.05≦x≦0.9, 0≦y≦0.5, 0.05≦z≦0.8 for v+w+x+y+z=1; forming a patterned photoresist atop the ceramic layer; patterning the ceramic layer to expose regions of the underlying substrate, where a remaining region of the underlying substrate is protected by the patterned ceramic layer; and etching the exposed region of the underlying substrate. Another aspect of the present invention is a buried etch stop layer having a composition of SivNwCxOyHz where 0.05<v<0.8, 0<w<0.9, 0.05<x<0.8, 0<y<0.8, 0.05<z<0.8 for v+w+x+y+z=1.Type: GrantFiled: July 25, 2003Date of Patent: October 12, 2004Assignee: International Business Machines CorporationInventors: Stephen M. Gates, Jeffrey C. Hedrick, Elbert E. Huang, Dirk Pfeiffer
-
Patent number: 6783862Abstract: A structure useful for electrical interconnection comprises a substrate; a plurality of porous dielectric layers disposed on the substrate; an etch stop layer disposed between a first of the dielectric layers and a second of the dielectric layers; and at least one thin, tough, non-porous dielectric layer disposed between at least one of the porous dielectric layers and the etch stop layer. A method for forming the structure comprising forming a multilayer stack of porous dielectric layers on the substrate, the stack including the plurality of porous dielectric layers, and forming a plurality of patterned metal conductors within the multilayer stack. Curing of the multilayer dielectric stack may be in a single cure step in a furnace. The application and hot plate baking of the individual layers of the multi layer dielectric stack may be accomplished in a single spin-coat tool, without being removed, to fully cure the stack until all dielectric layers have been deposited.Type: GrantFiled: November 8, 2002Date of Patent: August 31, 2004Assignee: International Business Machines CorporationInventors: Jeffrey C Hedrick, Kang-Wook Lee, Kelly Malone, Christy S Tyberg
-
Publication number: 20040130027Abstract: A method and structure for forming an integrated circuit structure is disclosed that forms at least one first layer comprising logical and functional devices and forms at least one interconnection layer above the first layer. The interconnection layer is adapted to form electrical connections between the logical and functional devices. The interconnection layer is made by first forming a dielectric layer. The dielectric layer includes a first material and a second material, wherein the second material is less stable at manufacturing environmental conditions (e.g., the processing conditions discussed below) than the first material. The “second material” comprises a porogen and the “first material” comprises a matrix polymer. The invention then forms conductive features in the dielectric layer and removes (e.g., by heating) the second material from the dielectric layer to create air pockets in the interconnection layer where the second material was positioned.Type: ApplicationFiled: January 7, 2003Publication date: July 8, 2004Applicant: International Business Machines CorporationInventors: Shyng-Tsong Chen, Stephen M. Gates, Jeffrey C. Hedrick, Kelly Malone, Satyanarayana Nitta, Christy S. Tyberg
-
Publication number: 20040126586Abstract: A crosslinked polyarylene material with a reduced coefficient of thermal expansion at high temperatures compared with conventional crosslinked polyarylene materials is provided. In addition, an integrated circuit article containing a crosslinked polyarylene polymer with reduced coefficient of thermal expansion at high temperatures is provided.Type: ApplicationFiled: December 31, 2002Publication date: July 1, 2004Inventors: Jeffrey C. Hedrick, Muthumanickam Sankarapandian, Christy S. Tyberg, James P. Godschalx, Qingshan J. Niu, Harry C. Silvis
-
Publication number: 20040087177Abstract: A method for forming a self aligned pattern on an existing pattern on a substrate comprising applying a coating of the masking material to the substrate; and allowing at least a portion of the masking material to preferentially attach to portions of the existing pattern. The pattern is comprised of a first set of regions of the substrate having a first atomic composition and a second set of regions of the substrate having a second atomic composition different from the first composition. The first set of regions may include one or more metal elements and the second set of regions may include a dielectric. The masking material may comprise a polymer containing a reactive grafting site that selectively binds to the portions of the pattern.Type: ApplicationFiled: April 24, 2003Publication date: May 6, 2004Applicant: International Business Machines CorporationInventors: Matthew E. Colburn, Stephen M. Gates, Jeffrey C. Hedrick, Elbert Huang, Satyanarayana V. Nitta, Sampath Purushothaman, Muthumanickam Sankarapandian
-
Publication number: 20040087176Abstract: A method for forming a self aligned pattern on an existing pattern on a substrate comprising applying a coating of a solution containing a masking material in a carrier, the masking material having an affinity for portions of the existing pattern; and allowing at least a portion of the masking material to preferentially assemble to the portions of the existing pattern. The pattern may be comprised of a first set of regions of the substrate having a first atomic composition and a second set of regions of the substrate having a second atomic composition different from the first composition. The first set of regions may include one or more metal elements and the second set of regions may include a dielectric. The first and second regions may be treated to have different surface properties. Structures made in accordance with the method. Compositions useful for practicing the method.Type: ApplicationFiled: November 5, 2002Publication date: May 6, 2004Applicant: International Business Machines CorporationInventors: Matthew E. Colburn, Stephen M. Gates, Jeffrey C. Hedrick, Elbert Huang, Satyanarayana V. Nitta, Sampath Purushothaman, Muthumanickam Sankarapandian
-
Publication number: 20040018717Abstract: An electrical interconnect structure on a substrate, includes a first porous dielectric layer with surface region from which a porogen has been removed; and an etch stop layer disposed upon the first porous dielectric layer so that the etch stop layer extends to partially fill pores in the surface region of the first porous dielectric layer from which the porogen has been removed, thus improving adhesion during subsequent processing. The porogen may be removed from the surface region by heating, and in particular by hot plate baking. A second porous dielectric layer, which may have the same composition as the first porous dielectric layer, may be formed over the etch stop layer. Electrical vias and lines may be formed in the first and second porous dielectric layer, respectively. The layers may be part of a multilayer stack, wherein all of the layers are cured simultaneously in a spin application tool porous dielectric layer.Type: ApplicationFiled: June 23, 2003Publication date: January 29, 2004Applicant: International Business Machines CorporationInventors: Ann R. Fornof, Jeffrey C. Hedrick, Kang-Wook Lee, Christy S. Tyberg
-
Patent number: 6641899Abstract: A method for forming a self aligned pattern on an existing pattern on a substrate comprising applying a coating of the masking material to the substrate; and allowing at least a portion of the masking material to preferentially attach to portions of the existing pattern. The pattern is comprised of a first set of regions of the substrate having a first atomic composition and a second set of regions of the substrate having a second atomic composition different from the first composition. The first set of regions may include one or more metal elements and the second set of regions may include a dielectric. The masking material may comprise a polymer containing a reactive grafting site that selectively binds to the portions of the pattern.Type: GrantFiled: November 5, 2002Date of Patent: November 4, 2003Assignee: International Business Machines CorporationInventors: Matthew E Colburn, Stephen M Gates, Jeffrey C Hedrick, Elbert Huang, Satyanarayana V Nitta, Sampath Purushothaman, Muthumanickam Sankarapandian
-
Patent number: 6638878Abstract: A method for forming a planarized dielectric layer upon a semiconductor wafer is disclosed. In an exemplary embodiment of the invention, the method includes applying an adhesion promoter to the wafer, thereby forming an adhesion promoter layer. A dielectric material is applied in a spin-on fashion upon the adhesion promoter layer at a relative humidity of less than 40% and for a thickness setting duration of less than 30 seconds. Then, the dielectric material is dried by baking without additional spinning of the semiconductor wafer.Type: GrantFiled: October 2, 2001Date of Patent: October 28, 2003Assignee: International Business Machines CorporationInventors: Darryl D. Restaino, Jeffrey C. Hedrick, John A. Fitzsimmons, Christy S. Tyberg, Chih-Chien Liu, Shahab Siddiqui
-
Publication number: 20030111263Abstract: An electrical interconnect structure on a substrate, includes a first porous dielectric layer with surface region from which a porogen has been removed; and an etch stop layer disposed upon the first porous dielectric layer so that the etch stop layer extends to partially fill pores in the surface region of the first porous dielectric layer from which the porogen has been removed, thus improving adhesion during subsequent processing. The porogen may be removed from the surface region by heating, and in particular by hot plate baking. A second porous dielectric layer, which may have the same composition as the first porous dielectric layer, may be formed over the etch stop layer. Electrical vias and lines may be formed in the first and second porous dielectric layer, respectively. The layers may be part of a multilayer stack, wherein all of the layers are cured simultaneously in a spin application tool porous dielectric layer.Type: ApplicationFiled: November 8, 2002Publication date: June 19, 2003Applicant: International Business Machines CorporationInventors: Ann R. Fornof, Jeffrey C. Hedrick, Kang-Wook Lee, Christy S. Tyberg
-
Publication number: 20030114013Abstract: A structure useful for electrical interconnection comprises a substrate; a plurality of porous dielectric layers disposed on the substrate; an etch stop layer disposed between a first of the dielectric layers and a second of the dielectric layers; and at least one thin, tough, non-porous dielectric layer disposed between at least one of the porous dielectric layers and the etch stop layer. A method for forming the structure comprising forming a multilayer stack of porous dielectric layers on the substrate, the stack including the plurality of porous dielectric layers, and forming a plurality of patterned metal conductors within the multilayer stack. Curing of the multilayer dielectric stack may be in a single cure step in a furnace. The application and hot plate baking of the individual layers of the multi layer dielectric stack may be accomplished in a single spin-coat tool, without being removed, to fully cure the stack until all dielectric layers have been deposited.Type: ApplicationFiled: November 8, 2002Publication date: June 19, 2003Applicant: International Business Machines CorporationInventors: Jeffrey C. Hedrick, Kang-Wook Lee, Kelly Malone, Christy S. Tyberg
-
Publication number: 20030064605Abstract: A method for forming a planarized dielectric layer upon a semiconductor wafer is disclosed. In an exemplary embodiment of the invention, the method includes applying an adhesion promoter to the wafer, thereby forming an adhesion promoter layer. A dielectric material is applied in a spin-on fashion upon the adhesion promoter layer at a relative humidity of less than 40% and for a thickness setting duration of less than 30 seconds. Then, the dielectric material is dried by baking without additional spinning of the semiconductor wafer.Type: ApplicationFiled: October 2, 2001Publication date: April 3, 2003Applicant: International Business Machines CorporationInventors: Darryl D. Restaino, Jeffrey C. Hedrick, John A. Fitzsimmons, Christy S. Tyberg, Chih-Chien Liu, Shahab Siddiqui
-
Publication number: 20030062336Abstract: A method for removing a dielectric layer formed upon a semiconductor substrate is disclosed. In an exemplary embodiment of the invention, the method includes subjecting the dielectric layer to a dry etch process and subjecting an adhesion promoter layer underneath the dielectric layer to a wet etch process.Type: ApplicationFiled: October 2, 2001Publication date: April 3, 2003Applicant: International Business Machines CorporationInventors: Darryl D. Restaino, Delores Bennett, John A. Fitzsimmons, John Fritche, Jeffrey C. Hedrick, Chih-Chien Liu, Shahab Siddiqui, Christy S. Tyberg
-
Patent number: 6486557Abstract: A multi-level, coplanar copper damascene interconnect structure on an integrated circuit chip includes a first planar interconnect layer on an integrated circuit substrate and having plural line conductors separated by a dielectric material having a relatively low dielectric constant and a relatively low elastic modulus. A second planar interconnect layer on the first planar interconnect layer comprises a dielectric film having an elastic modulus higher than in the first planar interconnect layer and conductive vias therethrough. The vias are selectively in contact with the line conductors. A third planar interconnect layer on the second planar interconnect layer has plural line conductors separated by the dielectric material and selectively in contact with the vias.Type: GrantFiled: February 29, 2000Date of Patent: November 26, 2002Assignee: International Business Machines CorporationInventors: Charles R. Davis, Daniel Charles Edelstein, John C. Hay, Jeffrey C. Hedrick, Christopher Jahnes, Vincent McGahay, Henry A. Nye, III
-
Patent number: 5919596Abstract: Disclosed is an admixture which is curable to form a crack resistant, photosensitive polycyanurate resist. Also disclosed is a structure for its use and process of making. The resist can be tailored to be either positively or negatively sensitive to actinic radiation. Because of its improved thermal and mechanical properties, the cured resist is suitable for use at high temperature, such as in electronic packaging applications.Type: GrantFiled: February 11, 1997Date of Patent: July 6, 1999Assignee: International Business Machines CorporationInventors: Jeffrey C. Hedrick, Konstantinos Papathomas, Stephen L. Tisdale, Alfred Viehbeck, Jeffrey D. Gelorme, Voya Rista Markovich, Thomas H. Lewis, Stephen Joseph Fuerniss
-
Patent number: 5824157Abstract: The invention involves a fluid treatment device to solution or melt impregnate a resin or polymer or any combination thereof into a reinforcement which can be utilized to fabricate composite materials for laminates, circuit boards, structural/aerospace materials, automotive components, etc. The invention offers significant advantages and benefits over existing methods and equipment and allows the impregnation process to be performed at lower cost and higher efficiency with increased environmental safety.Type: GrantFiled: September 6, 1995Date of Patent: October 20, 1998Assignee: International Business Machines CorporationInventors: Elizabeth F. Foster, Jeffrey C. Hedrick, Robert M. Japp, Konstantinos Papathomas, Stephen L. Tisdale, Alfred Viehbeck
-
Patent number: 5725668Abstract: An apparatus for applying a fluid to an outer surface of an elongated work piece having a longitudinal axis and a cross sectional shape, perpendicular to the longitudinal axis. The apparatus has a head member having an interior wall cross sectional shape adapted for receiving the cross sectional shape of the elongated work piece. The interior cross sectional shape defines an interior wall of the head member. The head member has an input end and an output end. The interior wall has means for applying the fluid to a surface of said elongated member. The head member has preferable a first part and a second part which are joined by an expandable member.Type: GrantFiled: December 19, 1996Date of Patent: March 10, 1998Assignee: International Business Machines CorporationInventors: Elizabeth F. Foster, Jeffrey C. Hedrick, Stephen L. Tisdale, Alfred Viehbeck