Patents by Inventor Jeong-Sik Nam
Jeong-Sik Nam has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10163741Abstract: A semiconductor device structure, including integrated circuits of semiconductor chips and scribe lanes between the regions in which the circuits have been formed, has at least one redistribution pad disposed in one of the scribe lanes for simultaneously testing a group of the integrated circuits, and a metal interconnection structure disposed beneath the redistribution pad(s). The metal interconnection structure includes at least conductive via contacting the redistribution pad at the bottom of the pad. The conductive via(s) is/are arranged so that at least a portion of each via remains attached to the redistribution pad when the structure is sawed along the scribe lane.Type: GrantFiled: August 15, 2017Date of Patent: December 25, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Ho Kim, Ho-Sung Song, Jeong-Sik Nam, Kyoung-Min Kim, Tae-Hyeong Lee
-
Publication number: 20180174933Abstract: A semiconductor device structure, including integrated circuits of semiconductor chips and scribe lanes between the regions in which the circuits have been formed, has at least one redistribution pad disposed in one of the scribe lanes for simultaneously testing a group of the integrated circuits, and a metal interconnection structure disposed beneath the redistribution pad(s). The metal interconnection structure includes at least conductive via contacting the redistribution pad at the bottom of the pad. The conductive via(s) is/are arranged so that at least a portion of each via remains attached to the redistribution pad when the structure is sawed along the scribe lane.Type: ApplicationFiled: August 15, 2017Publication date: June 21, 2018Inventors: YOUNG-HO KIM, HO-SUNG SONG, JEONG-SIK NAM, KYOUNG-MIN KIM, TAE-HYEONG LEE
-
Patent number: 8027219Abstract: A semiconductor memory device may have a memory cell array with respective memory cells disposed at intersections of rows and columns. The semiconductor memory device may also include at least one decoder and at least one delay controller. The decoder may select a row or column of the memory cell. The signal delay controller may control a delay of an activation signal applied to the row or column by the at least one decoder based on at least one of a position of the at least one memory cell associated with the selected row or column and a line loading capacitance value of the selected memory cell.Type: GrantFiled: September 21, 2009Date of Patent: September 27, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Sik Nam, Ho-Sung Song
-
Patent number: 7978002Abstract: A voltage boosting circuit includes a first voltage boosting circuit configured to receive an external power supply voltage, and pump the external power supply voltage to a second boosting voltage higher than the external supply voltage in a single pumping stage, and a second voltage boosting circuit configured to receive the second boosting voltage and pump the second boosting voltage to a first boosting voltage higher than the second boosting voltage in two pumping stages.Type: GrantFiled: November 2, 2009Date of Patent: July 12, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong Sik Nam, Hi Choon Lee
-
Publication number: 20100109760Abstract: A voltage boosting circuit includes a first voltage boosting circuit configured to receive an external power supply voltage, and pump the external power supply voltage to a second boosting voltage higher than the external supply voltage in a single pumping stage, and a second voltage boosting circuit configured to receive the second boosting voltage and pump the second boosting voltage to a first boosting voltage higher than the second boosting voltage in two pumping stages.Type: ApplicationFiled: November 2, 2009Publication date: May 6, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jeong Sik NAM, Hi Choon LEE
-
Patent number: 7692995Abstract: A redundancy program circuit and methods thereof. The redundancy program circuit may include a master fuse circuit with a master fuse outputting an operation enable signal to indicate a master fuse operating status, at least one control fuse circuit including at least one control fuse, the at least one control fuse circuit outputting an operating status signal for the at least one control fuse and a multiplexing unit configured to multiplex decoding address signal bits based on at least one of the operating status signal and the operation enable signal.Type: GrantFiled: December 19, 2008Date of Patent: April 6, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Sik Nam, Sang-Kyun Park, Kwang-Hyun Kim, Byung-Sik Moon, Won-Chang Jung
-
Publication number: 20100014366Abstract: A semiconductor memory device may have a memory cell array with respective memory cells disposed at intersections of rows and columns. The semiconductor memory device may also include at least one decoder and at least one delay controller. The decoder may select a row or column of the memory cell. The signal delay controller may control a delay of an activation signal applied to the row or column by the at least one decoder based on at least one of a position of the at least one memory cell associated with the selected row or column and a line loading capacitance value of the selected memory cell.Type: ApplicationFiled: September 21, 2009Publication date: January 21, 2010Inventors: Jeong-Sik Nam, Ho-Sung Song
-
Patent number: 7609580Abstract: A redundancy program circuit and methods thereof. The redundancy program circuit may include a master fuse circuit with a master fuse outputting an operation enable signal to indicate a master fuse operating status, at least one control fuse circuit including at least one control fuse, the at least one control fuse circuit outputting an operating status signal for the at least one control fuse and a multiplexing unit configured to multiplex decoding address signal bits based on at least one of the operating status signal and the operation enable signal.Type: GrantFiled: December 19, 2008Date of Patent: October 27, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Sik Nam, Sang-Kyun Park, Kwang-Hyun Kim, Byung-Sik Moon, Won-Chang Jung
-
Patent number: 7606090Abstract: A redundancy program circuit and methods thereof. The redundancy program circuit may include a master fuse circuit with a master fuse outputting an operation enable signal to indicate a master fuse operating status, at least one control fuse circuit including at least one control fuse, the at least one control fuse circuit outputting an operating status signal for the at least one control fuse and a multiplexing unit configured to multiplex decoding address signal bits based on at least one of the operating status signal and the operation enable signal.Type: GrantFiled: December 19, 2008Date of Patent: October 20, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Sik Nam, Sang-Kyun Park, Kwang-Hyun Kim, Byung-Sik Moon, Won-Chang Jung
-
Patent number: 7599234Abstract: A semiconductor memory device may have a memory cell array with respective memory cells disposed at intersections of rows and columns. The semiconductor memory device may also include at least one decoder and at least one delay controller. The decoder may select a row or column of the memory cell. The signal delay controller may control a delay of an activation signal applied to the row or column by the at least one decoder based on at least one of a position of the at least one memory cell associated with the selected row or column and a line loading capacitance value of the selected memory cell.Type: GrantFiled: February 9, 2006Date of Patent: October 6, 2009Assignee: Samsung Electronics Co., LtdInventors: Jeong-Sik Nam, Ho-Sung Song
-
Patent number: 7549796Abstract: A digital temperature detection circuit adapted for use with a semiconductor device is disclosed. The digital temperature detection circuit comprises a digital temperature generation unit adapted to detect an internal temperature of the semiconductor device, convert the internal temperature into perception data in accordance with a perception data code, and output the perception data. The digital temperature detection circuit further comprises an offset shift unit adapted to shift the perception data in accordance with offset data to thereby generate standard data; and, an offset generation unit adapted to generate the offset data, wherein the offset generation unit is controlled from outside of the digital temperature detection circuit.Type: GrantFiled: January 18, 2007Date of Patent: June 23, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong Sik Nam, Byung Kwan Chun
-
Publication number: 20090116319Abstract: A redundancy program circuit and methods thereof. The redundancy program circuit may include a master fuse circuit with a master fuse outputting an operation enable signal to indicate a master fuse operating status, at least one control fuse circuit including at least one control fuse, the at least one control fuse circuit outputting an operating status signal for the at least one control fuse and a multiplexing unit configured to multiplex decoding address signal bits based on at least one of the operating status signal and the operation enable signal.Type: ApplicationFiled: December 19, 2008Publication date: May 7, 2009Inventors: Jeong-Sik Nam, Sang -Kyun Park, Kwang-Hyun Kim, Byung-Sik Moon, Won-Chang Jung
-
Publication number: 20090116327Abstract: A redundancy program circuit and methods thereof. The redundancy program circuit may include a master fuse circuit with a master fuse outputting an operation enable signal to indicate a master fuse operating status, at least one control fuse circuit including at least one control fuse, the at least one control fuse circuit outputting an operating status signal for the at least one control fuse and a multiplexing unit configured to multiplex decoding address signal bits based on at least one of the operating status signal and the operation enable signal.Type: ApplicationFiled: December 19, 2008Publication date: May 7, 2009Inventors: Jeong-Sik Nam, Sang-Kyun Park, Kwang-Hyun Kim, Byung-Sik Moon, Won-Chang Jung
-
Publication number: 20090116297Abstract: A redundancy program circuit and methods thereof. The redundancy program circuit may include a master fuse circuit with a master fuse outputting an operation enable signal to indicate a master fuse operating status, at least one control fuse circuit including at least one control fuse, the at least one control fuse circuit outputting an operating status signal for the at least one control fuse and a multiplexing unit configured to multiplex decoding address signal bits based on at least one of the operating status signal and the operation enable signal.Type: ApplicationFiled: December 19, 2008Publication date: May 7, 2009Inventors: Jeong-Sik Nam, Sang-Kyun Park, Kwang-Hyun Kim, Byung-Sik Moon, Won-Chung Jung
-
Patent number: 7477565Abstract: A redundancy program circuit and methods thereof. The redundancy program circuit may include a master fuse circuit with a master fuse outputting an operation enable signal to indicate a master fuse operating status, at least one control fuse circuit including at least one control fuse, the at least one control fuse circuit outputting an operating status signal for the at least one control fuse and a multiplexing unit configured to multiplex decoding address signal bits based on at least one of the operating status signal and the operation enable signal.Type: GrantFiled: October 30, 2007Date of Patent: January 13, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Sik Nam, Sang-Kyun Park, Kwang-Hyun Kim, Byung-Sik Moon, Won-Chang Jung
-
Patent number: 7414455Abstract: A digital temperature detection circuit for a semiconductor circuit comprises a digital temperature defection block and a data conversion block. The digital temperature detection block is adapted to detect an internal temperature of the semiconductor device and generate detection data having a data value that varies according to the detected internal temperature. The data conversion block is adapted to convert the detection data into standard data with a predetermined response interval using first and second sample data having respective data values that are determined by input from an external source.Type: GrantFiled: November 15, 2006Date of Patent: August 19, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong Sik Nam, Chul Woo Park
-
Publication number: 20080056034Abstract: A redundancy program circuit and methods thereof. The redundancy program circuit may include a master fuse circuit with a master fuse outputting an operation enable signal to indicate a master fuse operating status, at least one control fuse circuit including at least one control fuse, the at least one control fuse circuit outputting an operating status signal for the at least one control fuse and a multiplexing unit configured to multiplex decoding address signal bits based on at least one of the operating status signal and the operation enable signal.Type: ApplicationFiled: October 30, 2007Publication date: March 6, 2008Inventors: Jeong-Sik Nam, Sang-Kyun Park, Kwang-Hyun Kim, Byung-Sik Moon, Won-Chang Jung
-
Patent number: 7307910Abstract: A redundancy program circuit and methods thereof. The redundancy program circuit may include a master fuse circuit with a master fuse outputting an operation enable signal to indicate a master fuse operating status, at least one control fuse circuit including at least one control fuse, the at least one control fuse circuit outputting an operating status signal for the at least one control fuse and a multiplexing unit configured to multiplex decoding address signal bits based on at least one of the operating status signal and the operation enable signal.Type: GrantFiled: June 30, 2005Date of Patent: December 11, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-Sik Nam, Sang-Kyun Park, Kwang-Hyun Kim, Byung-Sik Moon, Won-Chang Jung
-
Publication number: 20070177652Abstract: A digital temperature detection circuit adapted for use with a semiconductor device is disclosed. The digital temperature detection circuit comprises a digital temperature generation unit adapted to detect an internal temperature of the semiconductor device, convert the internal temperature into perception data in accordance with a perception data code, and output the perception data. The digital temperature detection circuit further comprises an offset shift unit adapted to shift the perception data in accordance with offset data to thereby generate standard data; and, an offset generation unit adapted to generate the offset data, wherein the offset generation unit is controlled from outside of the digital temperature detection circuit.Type: ApplicationFiled: January 18, 2007Publication date: August 2, 2007Inventors: Jeong Sik Nam, Byung Kwan Chun
-
Publication number: 20070110123Abstract: A digital temperature detection circuit for a semiconductor circuit comprises a digital temperature defection block and a data conversion block. The digital temperature detection block is adapted to detect an internal temperature of the semiconductor device and generate detection data having a data value that varies according to the detected internal temperature. The data conversion block is adapted to convert the detection data into standard data with a predetermined response interval using first and second sample data having respective data values that are determined by input from an external source.Type: ApplicationFiled: November 15, 2006Publication date: May 17, 2007Inventors: Jeong Sik Nam, Chul Woo Park