Patents by Inventor Jong Hee Kim

Jong Hee Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20170061874
    Abstract: A stage circuit includes a first driver, a second driver, a first output unit, a second output unit and a controller. The first driver controls voltages of first and second nodes, according to a first power source, a third power source, a start signal or a carry signal of a previous stage input to a first input terminal, and a clock signal supplied to a second input terminal. The second driver controls voltages of third and fourth nodes, according to voltages of the first power source, the third power source, the first input terminal and the first and second nodes. The first output unit outputs a carry signal to a first output terminal, according to voltages of the first power source, the second input terminal and the third and fourth nodes. The second output unit outputs a scan signal to a second output terminal, according to voltages of the second power source, the second input terminal and the third and fourth nodes. The controller is electrically coupled to the first output terminal and the second driver.
    Type: Application
    Filed: November 14, 2016
    Publication date: March 2, 2017
    Inventors: Oh-Kyong Kwon, Yeong-Keun Kwon, Jong-Hee Kim, Ji-Sun Kim, Jae-Keun Lim, Chong-Chul Chai
  • Publication number: 20170032756
    Abstract: A stage circuit includes an output part configured to supply a carry signal to a first output terminal and a scan signal to a second output terminal, in response to a voltage of a first node, a voltage of a second node, and a first clock signal being supplied to a first input terminal, a controller configured to control the voltage of the second node in response to the first clock signal being supplied to the first input terminal, a pull-up part configured to control the voltage of the first node in response to a carry signal of a previous stage being supplied to a second input terminal, and a pull-down part configured to control the voltage of the first node in response to the voltage of the second node and the carry signal of a next stage being supplied to a third input terminal.
    Type: Application
    Filed: May 20, 2016
    Publication date: February 2, 2017
    Inventors: Jong Hee Kim, Ji Hye Lee, Chong Chul Chai
  • Publication number: 20160379579
    Abstract: A method of driving a display panel includes providing a positive polarity data signal to a first data line during an odd-numbered frame, and providing a negative polarity data signal to the first data line during an even-numbered frame. The positive polarity data signal has a first polarity. The negative polarity data signal has a second polarity. Output timing of the positive polarity data signal is different from output timing of the negative polarity data signal.
    Type: Application
    Filed: April 21, 2016
    Publication date: December 29, 2016
    Inventors: SE-HYOUNG CHO, HYUN JOON KIM, CHEOL-GON LEE, JANGMI KANG, MEE-HYE JUNG, JONG-HEE KIM
  • Publication number: 20160379566
    Abstract: There is provided a display device including a display including a first pixel connected to a first data line and a second pixel connected to a second data line, a data signal generator configured to generate an output signal, and a signal divider configured to divide the output signal, to generate a first data signal and a second data signal, and to apply the first data signal and the second data signal to the first data line and the second data line, respectively, wherein the data signal generator is configured to generate the output signal based on a coupling effect of a first parasitic capacitor formed between the first data line and the second data line and a coupling effect of a parasitic capacitor of a data line formed by the first data line and second data line.
    Type: Application
    Filed: May 17, 2016
    Publication date: December 29, 2016
    Inventors: Jae Keun Lim, Jong Hee Kim, Ji-Sun Kim, Young Wan Seo, Chong Chul Chai
  • Patent number: 9524690
    Abstract: A gate driving circuit includes: a pull-up controller applying a carry signal of one of previous stages to a first node in response to the carry signal of the one of the previous stages; a pull-up part outputting a clock signal as an N-th gate output signal; a carry part outputting the clock signal as an N-th carry signal; a first pull-down part pulling down the signal at the first node to a second off voltage; a second pull-down part pulling down the N-th gate output signal to a first off voltage; an inverting part generating an inverting signal based on the clock signal and the second off voltage to output the inverting signal to an inverting node; and a reset part outputting a reset signal to the inverting node.
    Type: Grant
    Filed: August 15, 2014
    Date of Patent: December 20, 2016
    Assignee: Samsung Display Co., Ltd.
    Inventors: Jae-Keun Lim, Ji-Sun Kim, Kyoung-Ju Shin, Chong-Chul Chai, Jong-Hee Kim
  • Patent number: 9524674
    Abstract: A stage circuit includes a first driver, a second driver, a first output unit, a second output unit and a controller. The first driver controls voltages of first and second nodes, according to a first power source, a third power source, a start signal or a carry signal of a previous stage input to a first input terminal, and a clock signal supplied to a second input terminal. The second driver controls voltages of third and fourth nodes, according to voltages of the first power source, the third power source, the first input terminal and the first and second nodes. The first output unit outputs a carry signal to a first output terminal, according to voltages of the first power source, the second input terminal and the third and fourth nodes. The second output unit outputs a scan signal to a second output terminal, according to voltages of the second power source, the second input terminal and the third and fourth nodes. The controller is electrically coupled to the first output terminal and the second driver.
    Type: Grant
    Filed: August 11, 2014
    Date of Patent: December 20, 2016
    Assignees: Samsung Display Co., Ltd., Industry-University Cooperation Foundation Hanyang-University
    Inventors: Oh-Kyong Kwon, Yeong-Keun Kwon, Jong-Hee Kim, Ji-Sun Kim, Jae-Keun Lim, Chong-Chul Chai
  • Patent number: 9514704
    Abstract: A display device includes a display area including a gate line and a data line and a gate driver connected to an end of the gate line, the gate driver including at least one stages integrated on a substrate configured to output a gate voltage, in which the stage includes an inverter unit and an output unit, in which the output unit includes a first transistor and a first capacitor. The first transistor includes an input terminal applied with a clock signal, a control terminal connected to the node Q, and an output terminal connected to a gate voltage output terminal through which the gate voltage is output. An inverter voltage output from the inverter is lower than the low voltage of the gate voltage output by the output unit.
    Type: Grant
    Filed: July 21, 2015
    Date of Patent: December 6, 2016
    Assignee: SAMSUNG DISPLAY CO., LTD.
    Inventors: Soo-Wan Yoon, Yeong-Keun Kwon, Ji-Sun Kim, Jong Hee Kim, Young Wan Seo, Jae Keun Lim
  • Patent number: 9479156
    Abstract: A gate driver, including multiple stages of gate driving circuits, wherein each stage of the gate driving circuits includes an input part configured to generate a Q node signal in response to a carry signal of one of previous stages and a clock signal, the Q node signal being applied to Q node, an output part configured to output a gate output signal to a gate output terminal in response to the Q node signal, and a charge sharing part connected to the gate output terminal of a present stage and a gate output terminal of one of next stages, the charge sharing part configured to operate charge-sharing between the gate output signal of the present stage and a gate output signal of one of the next stages in response to a select signal.
    Type: Grant
    Filed: June 23, 2014
    Date of Patent: October 25, 2016
    Assignees: Samsung Display Co., Ltd., Industry-University Cooperation Foundation Hanyang University
    Inventors: Oh-Kyong Kwon, Yeong-Keun Kwon, Jong-Hee Kim, Ji-Sun Kim, Jae-Keun Lim, Chong-Chul Chai
  • Publication number: 20160293093
    Abstract: A demultiplexer includes: a first transistor connected between a data input terminal and a first output terminal; a second transistor connected between the data input terminal and a second output terminal; and a first pre-charge circuit connected to a gate electrode of the first transistor, the first pre-charge circuit including: a third transistor and a first diode connected between a first clock input terminal and the gate electrode of the first transistor in parallel; and a first capacitor connected between a second clock input terminal and the gate electrode of the first transistor.
    Type: Application
    Filed: November 25, 2015
    Publication date: October 6, 2016
    Inventors: Young Wan Seo, Jong Hee Kim, Ji Sun Kim, Jae Keun Lim, Chong Chul Chai
  • Publication number: 20160293269
    Abstract: There is provided a shift register including a plurality of stages sequentially coupled to an input terminal configured to receive a start pulse, wherein each of the plurality of stages includes a first transistor coupled between a first clock input terminal and an output terminal and having a first gate electrode coupled to a first node, a second transistor coupled between the output terminal and a power input terminal and having a second gate electrode coupled to a second clock input terminal, and a third transistor coupled between the first node and a first input terminal configured to receive the start pulse or an output signal of a previous stage of the stages, the third transistor having a third gate electrode coupled to the second clock input terminal.
    Type: Application
    Filed: December 15, 2015
    Publication date: October 6, 2016
    Inventors: Jae Keun Lim, Jong Hee Kim, Ji Sun Kim, Young Wan Seo, Chong Chul Chai
  • Publication number: 20160291368
    Abstract: Embodiments relate to a display device including: a first base substrate; gate lines disposed on the first base substrate, the gate lines extending in a first direction; parasitic capacitance electrodes coupled to the gate lines; data lines extending in a second direction crossing the first direction; transistors, each coupled to one of the gate lines and coupled to one of the data lines; and pixels sequentially arranged in the first direction, each of the pixels coupled to a corresponding one of the transistors, respectively. Each of the transistors includes a gate electrode, a source electrode, and a drain electrode, and at least two drain electrodes among the drain electrodes of the transistors each overlap a corresponding one of the parasitic capacitance electrodes in different areas as viewed from a plan view.
    Type: Application
    Filed: January 18, 2016
    Publication date: October 6, 2016
    Inventors: Ji Sun Kim, Jong Hee Kim, Young Wan Seo, Jae Keun Lim
  • Publication number: 20160293131
    Abstract: A gate driver includes a plurality of stage circuits to output a clock signal from the outside as gate signals. A jth stage circuit includes an input unit to charge a first node at an initial voltage when a first input signal is input to a first input terminal, a buffer unit to output the clock signal as a gate signal to an output terminal when the initial voltage is supplied to the first node, a holding unit to maintain the first node at a reset power source level when the clock signal is supplied to the holding unit, and an inverter unit to supply the clock signal or the reset power source to the holding unit. The input unit maintains the first node at a second input signal input voltage to a second input terminal when a third input signal is input to a third input terminal.
    Type: Application
    Filed: March 29, 2016
    Publication date: October 6, 2016
    Inventors: Jong Hee Kim, Ji Sun Kim, Young Wan Seo, Jae Keun Lim, Chong Chul Chai
  • Patent number: 9443465
    Abstract: A display device includes: a first switching element which transmits a first data voltage; a second switching element which transmits a second data voltage; a driving transistor connected to the first switching element and the second switching element, where the driving transistor is driven based on the first data voltage and the second data voltage; and an organic light emitting diode connected to the driving transistor, where the organic light emitting diode emits light based on an output of the driving transistor, and a driving method thereof.
    Type: Grant
    Filed: January 15, 2013
    Date of Patent: September 13, 2016
    Assignee: SAMSUNG DISPLAY CO., LTD.
    Inventors: Se Hyoung Cho, Joon-Chul Goh, Jong-Hee Kim, Cheol-Gon Lee, Jae Keun Lim, Ho Yong Jung, Chong Chul Chai
  • Publication number: 20160240129
    Abstract: A gate circuit according to an exemplary embodiment of the present inventive concept comprises a plurality of stages, each receiving a clock signal and outputting a gate signal and a carry signal. One of the plurality of stages includes a first transistor of which a first terminal and a control terminal are connected to each other and a carry signal of a stage before previous stage is input to the first terminal and the control terminal and a second transistor of which a gate signal of the previous stage is input to a first terminal, a control terminal is connected with a second terminal of the first transistor, and an output terminal is connected to a first node.
    Type: Application
    Filed: October 22, 2015
    Publication date: August 18, 2016
    Inventors: Jong Hee KIM, Ji-Sun KIM, Jun Hyun PARK, Young Wan SEO, Jae Keun LIM, Chong Chul CHAI
  • Publication number: 20160240128
    Abstract: A coupling compensator for a display panel and a display device including the coupling compensator are disclosed. In one aspect, the coupling compensator includes a memory configured to receive grayscale data and store the grayscale data and a first data converter configured to convert the grayscale data to a plurality of grayscale data voltages including first and second grayscale data voltages. The compensator also includes a coupling voltage calculator configured to calculate a line coupling voltage generated on a data line based on the difference between the first grayscale data voltage corresponding to the grayscale data provided to a first group of the pixels in an (N?1)th row and the second grayscale data voltage corresponding to the grayscale data provided to a first group of the pixels in an Nth row, where the N is an integer equal to or greater than 2.
    Type: Application
    Filed: July 31, 2015
    Publication date: August 18, 2016
    Inventors: Jong-Hee Kim, Jae-Keun Lim, Ji-Sun Kim, Young-Wan Seo, Chong-Chul Chai
  • Publication number: 20160217744
    Abstract: An organic light emitting display device includes a plurality of pixel columns, a first data wiring, a second data wiring, and a power supply wiring. The pixel columns include pixels repeatedly arranged in a first direction, and the pixel columns are repeatedly arranged in a second direction. The first and second directions are substantially perpendicular to each other. The first data wiring extends in the first direction and is connected to the pixels in an even row. The second data wiring extends in the first direction and are connected to the pixels in an odd row. The power supply wiring extends in the first direction between the first and second data wirings.
    Type: Application
    Filed: July 1, 2015
    Publication date: July 28, 2016
    Inventors: Hee-Rim SONG, Yong-Koo HER, Mu-Kyung JEON, Jong-Hee KIM, Chong-Chul CHAI
  • Publication number: 20160210926
    Abstract: A Rate driving circuit including: a plurality of stages outputting signals to gate lines, the stages includes a first transistor of which one end and a control terminal are connected, one end and the control terminal are connected with a first input terminal, and the other end is connected to a second node, a second transistor including a control terminal connected to a first node, connected with a clock input terminal, and the other end connected to a first output terminal, a first capacitor of which one end is connected to the first node, the other end is connected to the other end of the second transistor and the first output terminal, and a third transistor of which one end is connected to the other end of the first transistor, the other end is connected with the first node, and a control terminal is connected to a third node.
    Type: Application
    Filed: September 23, 2015
    Publication date: July 21, 2016
    Inventors: Tadashi AMINO, Jong Hee KIM, Masataka KANO, Jun Hyun PARK
  • Publication number: 20160203794
    Abstract: A display device includes: a display unit including a plurality of pixels, each of the pixels including: an OLED; and a driving transistor to supply current to an anode of the OLED according to a voltage applied to a gate of the driving transistor and a power supply voltage; a scan driver to supply scan signals to the pixels; an initialization driver to supply initializing signals to the pixels; a data driver to supply data signals to the pixels; light emission drivers to supply first and second light emission signals to the pixels; and a power supply to supply the power supply voltage and an initialization voltage to the pixels, wherein the initialization voltage is supplied to the anode during a first period, and the power supply voltage corresponding to a threshold voltage of the driving transistor is supplied to the gate during a first sub-period of the first period.
    Type: Application
    Filed: January 8, 2016
    Publication date: July 14, 2016
    Inventors: Jae Keun Lim, Jong Hee Kim, Chong Chul Chai
  • Patent number: 9379377
    Abstract: Disclosed is a cathode for a lithium secondary battery and a lithium secondary battery comprising the same. The cathode may include a current collector, a first composite layer formed from a mixture of olivine-type lithium iron phosphate cathode active material powder and a binder on the current collector, and a second composite layer formed from a mixture of olivine-type lithium iron phosphate cathode active material powder and a binder on the first composite layer. A specific surface area of the olivine-type lithium iron phosphate cathode active material powder in the second composite layer may be at least 1.2 times larger than that of the olivine-type lithium iron phosphate cathode active material powder in the first composite layer. The cathode for a lithium secondary battery has excellent safety, high energy density, and high output performance.
    Type: Grant
    Filed: March 28, 2013
    Date of Patent: June 28, 2016
    Assignee: LG Chem, Ltd.
    Inventors: Jong-Hee Kim, Hyung-Kyu Lim, In-Jung Kim, In-Seok Yang, Seok-Jung Park
  • Patent number: 9324281
    Abstract: A display device includes a first gate driver that applies a gate-on voltage to gate lines of a first gate line group in each period of n first scan periods for a first frame, n being a natural number. A second gate driver applies a gate-on voltage to gate lines of a second gate line group in each period of n second scan periods for a first frame. A data driver applies a data voltage to a plurality of data lines. A signal controller transmits a control signal to the first and second gate drivers and the data driver, wherein an interval between start points of the n first scan periods is gradually decreased according to time, and an interval between start points of the n second scan periods is gradually increased according to time.
    Type: Grant
    Filed: November 28, 2011
    Date of Patent: April 26, 2016
    Assignee: SAMSUNG DISPLAY CO., LTD.
    Inventors: Hyun-Sik Hwang, Uk-Chul Choi, Cheol-Woo Park, Jong-Hee Kim, KyoungHo Lim