Patents by Inventor Joon-Sung Lim
Joon-Sung Lim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10504844Abstract: A three-dimensional (3D) semiconductor device includes a substrate having a cell array region and a peripheral circuit region. A cell array structure is in the cell array region and includes a 3D memory cell array. A peripheral logic structure is in the peripheral circuit region and includes a peripheral circuit transistor. A cell insulating layer insulates the cell array structure. A peripheral insulating layer is insulated from the peripheral logic structure and the cell array region and has a porous layer.Type: GrantFiled: November 27, 2017Date of Patent: December 10, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Young-woo Kim, Joon-sung Lim, Jang-gn Yun, Sung-min Hwang
-
Publication number: 20190312054Abstract: A three-dimensional semiconductor device and method of fabrication is provided. The three-dimensional semiconductor device includes a stacked structure on a lower structure. The stacked structure includes interlayer insulating layers and gate electrodes. The device also includes a channel structure on the lower structure, with the channel structure including a horizontal portion between the stacked structure and the lower structure. The channel structure also includes a plurality of vertical portions extended in a vertical direction. The device also includes support patterns on the lower structure. In addition, the device includes a gate dielectric structure having a lower portion and upper portions. The method of fabrication includes forming the stacked structure with holes. The method also includes removing a sacrificial layer from a horizontal area above the lower structure and forming a channel structure within the holes and within a horizontal space made by removal of the sacrificial layer.Type: ApplicationFiled: January 3, 2019Publication date: October 10, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jang Gn YUN, Joon Sung Lim, Eun Suk Cho
-
Patent number: 10431593Abstract: Disclosed is a three-dimensional semiconductor memory device that includes first to third channel groups arranged in a first direction on a substrate. The first to third channel groups are spaced apart from each other along a second direction on the substrate. Each of the first to third channel groups includes a plurality of vertical channels that extend in a third direction perpendicular to a top surface of the substrate. The first and second channel groups are adjacent to each other in the second direction and spaced apart at a first distance in the second direction. The second and third channel groups are adjacent to each other in the second direction and are spaced apart at a second distance that is less than the first distance.Type: GrantFiled: January 2, 2018Date of Patent: October 1, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Jang-Gn Yun, Sung-Min Hwang, Joon-Sung Lim, Kyoil Koo, Hoosung Cho, Sunyoung Kim, Cheol Ryou, Jaesun Yun
-
Patent number: 10411032Abstract: A three-dimensional semiconductor device is disclosed. The device may include an electrode structure that can include a plurality of electrodes that are stacked on a substrate and extend in a first direction. Vertical structures can penetrate the electrode structure to provide a plurality of columns spaced apart from each other in a second direction crossing the first direction. The plurality of columns can include first and second edge columns located adjacent to respective opposite edges of the electrode structure, and the plurality of columns can include a center column located between the first and second edge columns. Distances between adjacent ones of the plurality of columns can decrease in a direction from the first and second edge columns toward the center column.Type: GrantFiled: May 17, 2018Date of Patent: September 10, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sungjoong Kim, Joon-Sung Lim, Sung-Min Hwang
-
Patent number: 10403634Abstract: A semiconductor memory device includes a cell array region and a peripheral circuit region. The cell array region includes an electrode structure including a plurality of electrodes sequentially stacked on a body conductive layer, and vertical structures penetrating the electrode structure so as to be connected to the body conductive layer. The peripheral circuit region includes a remaining substrate on the body conductive layer. The remaining substrate includes a buried insulating layer, and a peripheral active layer that is provided on the buried insulating layer and is substantially single-crystalline.Type: GrantFiled: May 25, 2018Date of Patent: September 3, 2019Assignee: Samsung Electronics Co., LtdInventors: Sung-Min Hwang, Joon-Sung Lim, Gilsung Lee, Eunsuk Cho
-
Publication number: 20190198511Abstract: A vertical memory device includes a channel, a dummy channel, a plurality of gate electrodes, and a support pattern. The channel extends in a first direction perpendicular to an upper surface of a substrate. The dummy channel extends from the upper surface of the substrate in the first direction. The plurality of gate electrodes are formed at a plurality of levels, respectively, spaced apart from each other in the first direction on the substrate. Each of the gate electrodes surrounds outer sidewalls of the channel and the dummy channel. The support pattern is between the upper surface of the substrate and a first gate electrode among the gate electrodes. The first gate electrode is at a lowermost one of the levels. The channel and the dummy channel contact each other between the upper surface of the substrate and the first gate electrode.Type: ApplicationFiled: February 22, 2019Publication date: June 27, 2019Applicant: Samsung Electronics Co., Ltd.Inventors: Jang-Gn YUN, Zhiliang XIA, Ahn-Sik MOON, Se-Jun PARK, Joon-Sung LIM, Sung-Min HWANG
-
Patent number: 10332900Abstract: A vertical memory device includes a gate structure on a peripheral circuit region of a substrate, the substrate including a cell region and the peripheral circuit region, and the gate structure including a first gate electrode, second, third, and fourth gate electrodes sequentially disposed at a plurality of levels, respectively, on the cell region of the substrate in a vertical direction substantially perpendicular to an upper surface of the substrate, a first epitaxial layer extending through the second gate electrode on the cell region of the substrate, a channel extending through the third and fourth gate electrodes in the vertical direction on the first epitaxial layer, and a second epitaxial layer on a portion of the peripheral circuit region of the substrate adjacent the gate structure.Type: GrantFiled: November 2, 2017Date of Patent: June 25, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Su-Ok Yun, Jang-Gn Yun, Joon-Sung Lim, Sung-Min Hwang
-
Patent number: 10249636Abstract: A vertical memory device includes a channel, a dummy channel, a plurality of gate electrodes, and a support pattern. The channel extends in a first direction perpendicular to an upper surface of a substrate. The dummy channel extends from the upper surface of the substrate in the first direction. The plurality of gate electrodes are formed at a plurality of levels, respectively, spaced apart from each other in the first direction on the substrate. Each of the gate electrodes surrounds outer sidewalls of the channel and the dummy channel. The support pattern is between the upper surface of the substrate and a first gate electrode among the gate electrodes. The first gate electrode is at a lowermost one of the levels. The channel and the dummy channel contact each other between the upper surface of the substrate and the first gate electrode.Type: GrantFiled: August 31, 2017Date of Patent: April 2, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Jang-Gn Yun, Zhiliang Xia, Ahn-Sik Moon, Se-Jun Park, Joon-Sung Lim, Sung-Min Hwang
-
Publication number: 20190051665Abstract: A semiconductor device may include a cell gate conductive pattern in a cell array area that extends to a step area, a cell vertical structure in the cell array area that extends through the cell gate conductive pattern, a cell gate contact structure on the cell gate conductive pattern in the step area, a cell gate contact region in the cell gate conductive pattern and aligned with the cell gate contact structure, a first peripheral contact structure spaced apart from the cell gate conductive pattern, a second peripheral contact structure spaced apart from the first peripheral contact structure, a first peripheral contact region under the first peripheral contact structure, and a second peripheral contact region under the second peripheral contact structure. The cell gate contact region may include a first element and a remainder of the cell gate conductive pattern may not substantially include the first element.Type: ApplicationFiled: October 19, 2018Publication date: February 14, 2019Inventors: Jang-Gn YUN, Sunghoi HUR, Jaesun YUN, Joon-Sung LIM
-
Patent number: 10204901Abstract: A semiconductor device is provided including a resistor structure on a semiconductor substrate. The resistor structure includes pad portions and a resistor body connecting the pad portions. The pad portions each have a width greater than a width of the resistor body. The pad portions each include a pad pattern and a liner pattern covering a sidewall and a lower surface of the pad pattern. The resistor body extends laterally from the liner pattern. The pad pattern includes a different material from the resistor body and the liner pattern.Type: GrantFiled: October 3, 2017Date of Patent: February 12, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Hyo Seok Woo, Jang Gn Yun, Joon Sung Lim, Sung Min Hwang
-
Publication number: 20190043881Abstract: A three-dimensional semiconductor device is disclosed. The device may include an electrode structure that can include a plurality of electrodes that are stacked on a substrate and extend in a first direction. Vertical structures can penetrate the electrode structure to provide a plurality of columns spaced apart from each other in a second direction crossing the first direction. The plurality of columns can include first and second edge columns located adjacent to respective opposite edges of the electrode structure, and the plurality of columns can include a center column located between the first and second edge columns. Distances between adjacent ones of the plurality of columns can decrease in a direction from the first and second edge columns toward the center column.Type: ApplicationFiled: May 17, 2018Publication date: February 7, 2019Inventors: Sungjoong Kim, Joon-Sung Lim, Sung-Min Hwang
-
Publication number: 20190035798Abstract: A three-dimensional semiconductor memory device includes a substrate including a peripheral circuit region and a cell array region, a plurality of peripheral gate stacks disposed in the peripheral circuit region, and an electrode structure disposed in the cell array region. The electrode structure includes a lower electrode, a lower insulating layer disposed on the lower electrode, and upper electrodes and upper insulating layers alternately stacked on the lower insulating layer. The lower insulating layer extends from the cell array region into the peripheral circuit region and covers the peripheral gate stacks. The lower insulating layer includes a first lower insulating layer and a second lower insulating layer sequentially stacked on one another. The first lower insulating layer includes a first insulating material, and the second lower insulating layer includes a second insulating material different from the first insulating material.Type: ApplicationFiled: April 16, 2018Publication date: January 31, 2019Inventors: SUNG-MIN HWANG, DONG-SIK LEE, JOON-SUNG LIM
-
Publication number: 20190035808Abstract: A vertical memory device is provided. The vertical memory device includes a substrate, first gate electrodes, a channel, first wirings, and second wirings. The substrate includes a cell region and a peripheral circuit region. The first gate electrodes are spaced apart from each other in a first direction on the cell region of the substrate, the first direction being substantially perpendicular to the substrate. The channel extends through a portion of the first gate electrodes in the first direction on the cell region. The first wirings are formed on the cell region, and are disposed at first levels that are higher in the first direction than gate electrode levels on which the first gate electrodes are respectively formed. The second wirings are formed on the peripheral circuit region, and are disposed at the first levels and at a second level that is higher than the gate electrode levels.Type: ApplicationFiled: June 18, 2018Publication date: January 31, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung-Min HWANG, Dong-Sik LEE, Joon-Sung LIM
-
Publication number: 20190035725Abstract: A semiconductor device includes a cell semiconductor pattern disposed on a semiconductor substrate. A semiconductor dummy pattern is disposed on the semiconductor substrate. The semiconductor dummy pattern is co-planar with the cell semiconductor pattern. A first circuit is disposed between the semiconductor substrate and the cell semiconductor pattern. A first interconnection structure is disposed between the semiconductor substrate and the cell semiconductor pattern. A first dummy structure is disposed between the semiconductor substrate and the cell semiconductor pattern. Part of the first dummy structure is co-planar with part of the first interconnection structure. A second dummy structure not overlapping the cell semiconductor pattern is disposed on the semiconductor substrate. Part of the second dummy structure is co-planar with part of the first interconnection structure.Type: ApplicationFiled: October 4, 2018Publication date: January 31, 2019Inventors: Jang-Gn Yun, Jaesun Yun, Joon-Sung Lim
-
Publication number: 20180374867Abstract: Disclosed is a three-dimensional semiconductor memory device that includes first to third channel groups arranged in a first direction on a substrate. The first to third channel groups are spaced apart from each other along a second direction on the substrate. Each of the first to third channel groups includes a plurality of vertical channels that extend in a third direction perpendicular to a top surface of the substrate. The first and second channel groups are adjacent to each other in the second direction and spaced apart at a first distance in the second direction. The second and third channel groups are adjacent to each other in the second direction and are spaced apart at a second distance that is less than the first distance.Type: ApplicationFiled: January 2, 2018Publication date: December 27, 2018Applicant: Samsung Electronics Co., Ltd.Inventors: Jang-Gn YUN, Sung-Min HWANG, Joon-Sung LIM, Kyoil KOO, Hoosung CHO, Sunyoung KIM, Cheol RYOU, Jaesun YUN
-
Publication number: 20180358371Abstract: A semiconductor memory device includes a first semiconductor chip and a second semiconductor chip. Each semiconductor chip of the first and second semiconductor chips may include a cell array region and a peripheral circuit region. The cell array region may include an electrode structure including electrodes sequentially stacked on a body conductive layer and vertical structures extending through the electrode structure and connected to the body conductive layer. The peripheral circuit region may include a residual substrate on the body conductive layer and on which a peripheral transistor is located. A bottom surface of the body conductive layer of the second semiconductor chip may face a bottom surface of the body conductive layer of the first semiconductor chip.Type: ApplicationFiled: May 17, 2018Publication date: December 13, 2018Applicant: Samsung Electronics Co., Ltd.Inventors: Sung-Min HWANG, Joon-Sung LIM, Eunsuk CHO
-
Publication number: 20180358370Abstract: Disclosed are a semiconductor memory device and a method of manufacturing the same. The semiconductor memory device includes a cell array region connected to a peripheral circuit region. The cell array region includes a plurality of electrode structures and a plurality of vertical structures on a body conductive layer. The plurality of electrode structures include a plurality of electrodes that are sequentially stacked on the body conductive layer. The plurality of vertical structures penetrate the electrode structures and are connected to the body conductive layer. The peripheral circuit region includes a peripheral transistor on a residual substrate. The residual substrate has a top surface higher than that of the body conductive layer.Type: ApplicationFiled: December 14, 2017Publication date: December 13, 2018Applicant: Samsung Electronics Co., Ltd.Inventors: Sung-Min HWANG, Joon-Sung Lim
-
Publication number: 20180358376Abstract: A semiconductor memory device includes a body conductive layer that includes a cell array portion and a peripheral circuit portion, an electrode structure on the cell array portion of the body conductive layer, vertical structures that penetrate the electrode structure, a residual substrate on the peripheral circuit portion of the body conductive layer, and a connection conductive pattern penetrating the residual substrate. The electrode structure includes a plurality of electrode that are stacked on top of each other. The vertical structures are connected to the cell array portion of the body conductive layer. The connection conductive pattern is connected to the peripheral circuit portion of the body conductive layer.Type: ApplicationFiled: May 17, 2018Publication date: December 13, 2018Applicant: Samsung Electronics Co., Ltd.Inventors: Sung-Min HWANG, Joon-Sung LIM, Jihye KIM
-
Publication number: 20180358372Abstract: A semiconductor memory device includes a cell array region and a peripheral circuit region. The cell array region includes an electrode structure including a plurality of electrodes sequentially stacked on a body conductive layer, and vertical structures penetrating the electrode structure so as to be connected to the body conductive layer. The peripheral circuit region includes a remaining substrate on the body conductive layer. The remaining substrate includes a buried insulating layer, and a peripheral active layer that is provided on the buried insulating layer and is substantially single-crystalline.Type: ApplicationFiled: May 25, 2018Publication date: December 13, 2018Applicant: Samsung Electronics Co., Ltd.Inventors: Sung-Min HWANG, Joon-Sung Lim, Gilsung Lee, Eunsuk Cho
-
Publication number: 20180337193Abstract: Provided are a semiconductor device, a method of manufacturing the semiconductor device, and an electronic system adopting the same. The semiconductor device includes a semiconductor pattern, which is disposed on a semiconductor substrate and has an opening. The semiconductor pattern includes a first impurity region having a first conductivity type and a second impurity region having a second conductivity type different from the first conductivity type. A peripheral transistor is disposed between the semiconductor substrate and the semiconductor pattern. A first peripheral interconnection structure is disposed between the semiconductor substrate and the semiconductor pattern. The first peripheral interconnection structure is electrically connected to the peripheral transistor. Cell gate conductive patterns are disposed on the semiconductor pattern. Cell vertical structures are disposed to pass through the cell gate conductive patterns and to be connected to the semiconductor pattern.Type: ApplicationFiled: July 27, 2018Publication date: November 22, 2018Inventors: Joon-Sung Lim, Jang-Gn Yun, Jaesun Yun