Patents by Inventor Jun Iijima
Jun Iijima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9723221Abstract: An imaging device shoots a common subject in synchronization with other imaging devices. The imaging device includes a processor. The processor receives states of the other imaging devices, compare an own state of the imaging device with the received states of the other imaging devices, and determine whether the imaging device functions as a main device or a subordinate device for setting an imaging condition. When the processor determines that the imaging device functions as the main device, the processor sends imaging information acquired or determined by the imaging device for shooting the common subject to the subordinate devices. When the processor determines that the imaging device functions as the subordinate device, the processor sets the imaging condition in the imaging device based on the imaging information received from the main device.Type: GrantFiled: August 5, 2015Date of Patent: August 1, 2017Assignee: CASIO COMPUTER CO., LTD.Inventors: Jun Iijima, Kazuya Nara, Kouichi Saitou, Toshiya Kiso, Takuya Yamada
-
Publication number: 20170136683Abstract: According to one embodiment, an imprinting apparatus is provided. The imprinting apparatus includes a controller that controls a resist drop position on a wafer to be imprinted with a pattern, using a first resist drop recipe corresponding to a first topography of the wafer.Type: ApplicationFiled: February 1, 2016Publication date: May 18, 2017Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takahito NISHIMURA, Jun IIJIMA
-
Patent number: 9589974Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes: an interlayer insulating film; an element separating region separating a semiconductor layer in the memory cell region; a gate electrode provided on one of plurality of semiconductor regions in the memory cell region; a contact electrode having a sidewall in contact with the interlayer insulating film and electrically connected to the one of the plurality of semiconductor regions in the memory cell region; a first wiring layer connected to an upper end of the contact electrode in the memory cell region; and a second wiring layer in a third direction, having an upper end higher than the upper end of the contact electrode, having a lower end lower than the upper end of the contact electrode, and having a sidewall at least partly in contact with the interlayer insulating film in the peripheral region.Type: GrantFiled: January 24, 2014Date of Patent: March 7, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Jun Iijima, Yoshiaki Himeno, Takamasa Usui
-
Publication number: 20160247783Abstract: A semiconductor device includes a semiconductor layer and a first insulating film provided on the semiconductor layer. The first insulating film has a surface opposite to the semiconductor layer, the surface including a first portion, a second portion and a third portion between the first portion and the second portion. The device includes a first interconnection provided on a first portion and a second interconnection provided on the second portion. The first interconnection and the second interconnection extend in a first direction. The device further includes a conductor and a nitride layer. The conductor extends through the first insulating film in a second direction from each of the first interconnection and the second interconnection toward the semiconductor layer, and the conductor electrically connects the first interconnection to the semiconductor layer. The nitrided layer is provided at least on the third surface.Type: ApplicationFiled: August 27, 2015Publication date: August 25, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Yoshihiro MINAMI, Jun IIJIMA, Tetsuya SHIMIZU, Takamasa USUI, Masayoshi TAGAMI
-
Publication number: 20160050357Abstract: An imaging device shoots a common subject in synchronization with other imaging devices. The imaging device includes a processor. The processor receives states of the other imaging devices, compare an own state of the imaging device with the received states of the other imaging devices, and determine whether the imaging device functions as a main device or a subordinate device for setting an imaging condition. When the processor determines that the imaging device functions as the main device, the processor sends imaging information acquired or determined by the imaging device for shooting the common subject to the subordinate devices. When the processor determines that the imaging device functions as the subordinate device, the processor sets the imaging condition in the imaging device based on the imaging information received from the main device.Type: ApplicationFiled: August 5, 2015Publication date: February 18, 2016Applicant: CASIO COMPUTER CO., LTD.Inventors: Jun IIJIMA, Kazuya NARA, Kouichi SAITOU, Toshiya KISO, Takuya YAMADA
-
Publication number: 20150271394Abstract: The present invention provides an imaging apparatus which can take shots sequentially by self-timer. The imaging apparatus includes an output unit, an imaging unit, and an imaging control unit. The output unit plays back a first voice file including a voice of a predetermined playback time period for guidance to prepare for shooting. The imaging unit performs shooting one time after playback of the first voice file by the output unit is ended. The imaging control unit repeats playback by the output unit and shooting by the imaging unit a predetermined number of times.Type: ApplicationFiled: January 30, 2015Publication date: September 24, 2015Applicant: CASIO COMPUTER CO., LTD.Inventors: Jun IIJIMA, Junichi MIYASAKA
-
Publication number: 20150069491Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes: an interlayer insulating film; an element separating region separating a semiconductor layer in the memory cell region; a gate electrode provided on one of plurality of semiconductor regions in the memory cell region; a contact electrode having a sidewall in contact with the interlayer insulating film and electrically connected to the one of the plurality of semiconductor regions in the memory cell region; a first wiring layer connected to an upper end of the contact electrode in the memory cell region; and a second wiring layer in a third direction, having an upper end higher than the upper end of the contact electrode, having a lower end lower than the upper end of the contact electrode, and having a sidewall at least partly in contact with the interlayer insulating film in the peripheral region.Type: ApplicationFiled: January 24, 2014Publication date: March 12, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Jun IIJIMA, Yoshiaki HIMENO, Takamasa USUI
-
Patent number: 8709939Abstract: A multilevel interconnect structure in a semiconductor device and methods for fabricating the same are described. The multilevel interconnect structure in the semiconductor device includes a first insulating layer formed on a semiconductor wafer, a Cu interconnect layer formed on the first insulating layer, a second insulating layer formed on the Cu interconnect layer, and a metal oxide layer formed at an interface between the Cu interconnect layer and the second insulating layer. The metal oxide layer is formed by immersion-plating a metal, such as Sn or Zn, on the Cu interconnect layer and then heat-treating the plated layer in an oxidizing atmosphere.Type: GrantFiled: October 2, 2012Date of Patent: April 29, 2014Assignees: Semiconductor Technology Academic Research Center, National University Corporation Tohoku UniversityInventors: Junichi Koike, Yoshito Fujii, Jun Iijima, Noriyoshi Shimizu, Kazuyoshi Maekawa, Koji Arita, Ryotaro Yagi, Masaki Yoshimaru
-
Patent number: 8546780Abstract: According to one embodiment, a non-volatile memory device includes a first wiring extending in a first direction, a second wiring extending in a second direction, and a variable resistance memory cell which is disposed at an intersection between the first wiring and the second wiring so as to be held between the first wiring and the second wiring and includes a variable resistive element and a rectifying element. In a space between the variable resistance memory cells adjacent to each other, at least a periphery of the variable resistive element is evacuated or filled with a gas.Type: GrantFiled: February 8, 2011Date of Patent: October 1, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Jun Iijima, Yasuyoshi Hyodo, Akihiro Kajita
-
Patent number: 8304908Abstract: A multilevel interconnect structure in a semiconductor device includes a first insulating layer formed on a semiconductor wafer, a Cu interconnect layer formed on the first insulating layer, a second insulating layer formed on the Cu interconnect layer, and a metal oxide layer formed at an interface between the Cu interconnect layer and the second insulating layer. The metal oxide layer is formed by immersion-plating a metal, such as Sn or Zn, on the Cu interconnect layer and then heat-treating the plated layer in an oxidizing atmosphere.Type: GrantFiled: March 19, 2009Date of Patent: November 6, 2012Assignees: Semiconductor Technology Academic Research Center, National University Corporation Tohoku UniversityInventors: Junichi Koike, Yoshito Fujii, Jun Iijima, Noriyoshi Shimizu, Kazuyoshi Maekawa, Koji Arita, Ryotaro Yagi, Masaki Yoshimaru
-
Publication number: 20110198554Abstract: According to one embodiment, a non-volatile memory device includes a first wiring extending in a first direction, a second wiring extending in a second direction, and a variable resistance memory cell which is disposed at an intersection between the first wiring and the second wiring so as to be held between the first wiring and the second wiring and includes a variable resistive element and a rectifying element. In a space between the variable resistance memory cells adjacent to each other, at least a periphery of the variable resistive element is evacuated or filled with a gas.Type: ApplicationFiled: February 8, 2011Publication date: August 18, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Jun Iijima, Yasuyoshi Hyodo, Akihiro Kajita
-
Publication number: 20100208094Abstract: An imaging apparatus, including: an imaging section for generating image data by performing continuous shooting, a first setting section for setting the number of images to be photographed, in each of the images a subject image is to be included; a dividing section for dividing a photographing region of the imaging section into divided regions of the number of images set by the first setting section; a second setting section for setting a continuous shooting speed based on a photographed position of the subject image in each of the divided regions divided by the dividing section; and a controller for controlling the imaging section to perform the continuous shooting at the continuous shooting speed set by the second setting section.Type: ApplicationFiled: February 11, 2010Publication date: August 19, 2010Applicant: Casio Computer Co., Ltd.Inventor: Jun IIJIMA
-
Publication number: 20090236747Abstract: A multilevel interconnect structure in a semiconductor device comprises a first insulating layer (2) formed on a semiconductor wafer (1), a Cu interconnect layer (4) formed on the first insulating layer (2), a second insulating layer (6) formed on the Cu interconnect layer (4), and a metal oxide layer (5) formed at an interface between the Cu interconnect layer (4) and the second insulating layer (6). The metal oxide layer (5) is formed by immersion-plating a metal, such as Sn or Zn, on the Cu interconnect layer (4) and then heat-treating the plated layer in an oxidizing atmosphere.Type: ApplicationFiled: March 19, 2009Publication date: September 24, 2009Applicants: SEMICONDUCTOR TECHNOLOGY ACADEMIC RESEARCH CENTER, NATIONAL UNIVERSITY CORPORATION TOHOKU UNIVERSITYInventors: Junichi Koike, Yoshito Fujii, Jun Iijima, Noriyoshi Shimizu, Kazuyoshi Maekawa, Koji Arita, Ryotaro Yagi, Masaki Yoshimaru
-
Patent number: 7573510Abstract: Before a moving image is picked up, a data write speed of set recording media 20 is measured or acquired (steps S2-S5, S6). The speed performance of the recording media (represented by “high”, “medium” and “low”) is determined based on the measured or acquired data write speed (step S7). In the moving-image pickup, when the determined write speed performances are low, medium and high, respectively, control passes to a buffer data lump recording mode, a ring buffer recording mode and a stream recording mode, respectively, and then the moving-image data is recorded on recording media 20 in different moving-image recording methods (steps S11, S12 and S13), respectively. Thus, the settable upper limit of recording quality need not be set to that of recording media having low write speed performance.Type: GrantFiled: November 21, 2005Date of Patent: August 11, 2009Assignee: Casio Computer Co., Ltd.Inventor: Jun Iijima
-
Patent number: 7554686Abstract: A camera in which is stored a unique ID is directly or indirectly connected to a printing service site, to which log-in is performed using the ID, whereupon an image from the camera is uploaded to the printing service site, and a printing server distinguishes from the ID which camera the image was uploaded. Printing of the uploaded image can instructed via the printing service site. At the time of printing, when the printing server is calculating the printing charge, the charge is discounted if the image was obtained from a prescribed camera. Alternatively, if the image to be printed was photographed by a camera of a specific manufacturer, a cash-back is issued to the manufacturer in accordance with the number of prints.Type: GrantFiled: November 15, 2006Date of Patent: June 30, 2009Assignee: Casio Computer Co., Ltd.Inventors: Jun Iijima, Keiichi Kobayashi
-
Patent number: 7466349Abstract: An image sensing device that can photograph and play back a moving image simplifies and executes an edit operation for forming one moving image by inserting another image in the middle of a given moving image. A device includes a flash memory (38) which records moving image data, a key input unit (36) which designates an arbitrary time position in the moving image data recorded in the flash memory (38), and a control unit (32) which starts photographing of an image on the basis of designation of the time position, inserts image data obtained by photographing in the moving image data on the basis of the designated time position, and plays back the obtained moving image data.Type: GrantFiled: November 26, 2003Date of Patent: December 16, 2008Assignee: Casio Computer Co., Ltd.Inventor: Jun Iijima
-
Patent number: 7265782Abstract: A digital camera comprises a CCD, sample-and-hold circuit, analog to digital converter, color processing circuit, microphone, voice processing section, flash memory in which voices input from the microphone are arbitrarily added to still images and the still image data with the voice data is recorded, a key input section which selects an arbitrary still image among the still images recorded in the flash memory, and a CPU which discriminates whether or not voices are added to selected still-images. A message for alarming is displayed on a display section when the voices are added to the images.Type: GrantFiled: April 1, 2003Date of Patent: September 4, 2007Assignee: Casio Computer Co., Ltd.Inventor: Jun Iijima
-
Publication number: 20070086040Abstract: A camera in which is stored a unique ID is directly or indirectly connected to a printing service site, to which log-in is performed using the ID, whereupon an image from the camera is uploaded to the printing service site, and a printing server distinguishes from the ID which camera the image was uploaded. Printing of the uploaded image can instructed via the printing service site. At the time of printing, when the printing server is calculating the printing charge, the charge is discounted if the image was obtained from a prescribed camera. Alternatively, if the image to be printed was photographed by a camera of a specific manufacturer, a cash-back is issued to the manufacturer in accordance with the number of prints.Type: ApplicationFiled: November 15, 2006Publication date: April 19, 2007Applicant: CASIO COMPUTER CO., LTD.Inventors: Jun Iijima, Keiichi Kobayashi
-
Patent number: 7196810Abstract: A camera in which is stored a unique ID is directly or indirectly connected to a printing service site, to which log-in is performed using the ID, whereupon an image from the camera is uploaded to the printing service site, and a printing server distinguishes from the ID which camera the image was uploaded. Printing of the uploaded image can instructed via the printing service site. At the time of printing, when the printing server is calculating the printing charge, the charge is discounted if the image was obtained from a prescribed camera. Alternatively, if the image to be printed was photographed by a camera of a specific manufacturer, a cash-back is issued to the manufacturer in accordance with the number of prints.Type: GrantFiled: August 28, 2002Date of Patent: March 27, 2007Assignee: Casio Computer Co., LtdInventors: Jun Iijima, Keiichi Kobayashi
-
Publication number: 20060109754Abstract: Before a moving image is picked up, a data write speed of set recording media 20 is measured or acquired (steps S2-S5, S6). The speed performance of the recording media (represented by “high”, “medium” and “low”) is determined based on the measured or acquired data write speed (step S7). In the moving-image pickup, when the determined write speed performances are low, medium and high, respectively, control passes to a buffer data lump recording mode, a ring buffer recording mode and a stream recording mode, respectively, and then the moving-image data is recorded on recording media 20 in different moving-image recording methods (steps S11, S12 and S13), respectively. Thus, the settable upper limit of recording quality need not be set to that of recording media having low write speed performance.Type: ApplicationFiled: November 21, 2005Publication date: May 25, 2006Applicant: Casio Computer Co., Ltd.Inventor: Jun Iijima