Patents by Inventor Jungwoo Song
Jungwoo Song has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160149008Abstract: A memory device includes a substrate including active areas and isolation areas, trenches in the isolation areas, active patterns in the active areas, the active patterns protruding from the substrate, isolation layers filling the trenches, gate trenches crossing the active patterns and the isolation layers, and gate line stacks filling the gate trenches, a first width of the gate trench in the isolation layer being greater than a second width of the gate trench in the active pattern.Type: ApplicationFiled: July 28, 2015Publication date: May 26, 2016Inventors: Yongjun KIM, Keeshik PARK, Jungwoo SONG, Sang-Jun LEE, Donggyun HAN, Jaerok KAHNG
-
Patent number: 9344046Abstract: Methods, systems, and apparatuses for detecting and suppressing analog error in an output stage of a digital class-D amplifier are described. In embodiments, the digital class-D amplifier includes a PWM stage, an output stage, and a feedback circuit. The PWM stage receives the signal difference between an input digital signal and a feedback digital signal, generates a digital pulse-width modulated (PWM) signal based thereon, and provides the digital PWM signal as a first component of the digital feedback signal. The output stage receives the digital PWM signal and generates an analog output signal for driving a load responsive to the digital PWM signal. The feedback circuit combines an analog representation of the PWM signal and the analog output signal to generate a second component of the digital feedback signal.Type: GrantFiled: December 30, 2013Date of Patent: May 17, 2016Assignee: Broadcom CorporationInventors: Zhengyu Wang, Iuri Mehr, Jungwoo Song, Xicheng Jiang
-
Patent number: 9124227Abstract: Systems and methods are disclosed to provide automatic power control for a driver circuit. Embodiments disclosed herein enable a driver circuit to automatically decrease the gain of amplified input signals when output power exceeds a threshold. Further, embodiments disclosed herein enable a driver circuit to automatically increase the gain of amplified input signals when battery supply voltage drops to avoid unwanted output signal distortion. By using reference signals for battery power and amplified signal input, the amplifiers of the driver circuit can be automatically adjusted until an equilibrium is reached.Type: GrantFiled: September 18, 2012Date of Patent: September 1, 2015Assignee: Broadcom CorporationInventors: Minsheng Wang, Iuri Mehr, Jungwoo Song, Vinay Chandrasekhar
-
Publication number: 20150180430Abstract: Methods, systems, and apparatuses for detecting and suppressing analog error in an output stage of a digital class-D amplifier are described. In embodiments, the digital class-D amplifier includes a PWM stage, an output stage, and a feedback circuit. The PWM stage receives the signal difference between an input digital signal and a feedback digital signal, generates a digital pulse-width modulated (PWM) signal based thereon, and provides the digital PWM signal as a first component of the digital feedback signal. The output stage receives the digital PWM signal and generates an analog output signal for driving a load responsive to the digital PWM signal. The feedback circuit combines an analog representation of the PWM signal and the analog output signal to generate a second component of the digital feedback signal.Type: ApplicationFiled: December 30, 2013Publication date: June 25, 2015Applicant: Broadcom CorporationInventors: Zhengyu Wang, Iuri Mehr, Jungwoo Song, Xicheng Jiang
-
Publication number: 20150162080Abstract: A semiconductor memory device includes a variable resistance memory element connected between first and second conductive lines intersecting each other, and a PN junction diode connected between the variable resistance memory element and the first conductive line. The method of operating the semiconductor device includes supplying the variable resistance memory element with a first directional current flowing from the second conductive line to the first conductive line by applying a first forward bias to the PN junction diode, and supplying the variable resistance memory element with a second directional current flowing from the first conductive line to the second conductive line by applying a reverse bias to the PN junction diode immediately after applying a second forward bias to the PN junction diode.Type: ApplicationFiled: October 10, 2014Publication date: June 11, 2015Inventor: JUNGWOO SONG
-
Publication number: 20150155771Abstract: Systems, apparatuses, and methods provided for ping-pong charge pumps. Flying capacitors present in ping-pong charge pumps are operated out of phase to increase equalization periods. Out-of-phase operation also decreases voltage differences between flying capacitors during equalization periods thus decreasing ping-pong charge pump output voltage ripple and snapback. The voltages of the flying capacitors may be equalized without the use of an equalization switch. Differential control currents that are based on the voltage difference between the flying capacitors are used to enable or disable the flying capacitors from driving an output load of the ping-pong charge pump during certain phases of operation. A capacitor with a lower voltage may be disabled, thus providing for voltage equalization as the enabled capacitor sources current to the output load. The flying capacitors are also equalized during overlapping time periods in which the flying capacitors are charging.Type: ApplicationFiled: December 23, 2013Publication date: June 4, 2015Applicant: Broadcom CorporationInventors: I-Ning Ku, Hui Zheng, Jungwoo Song, Xicheng Jiang
-
Publication number: 20150123196Abstract: Provided are data storage devices and methods of manufacturing the same. The device may include a plurality of cell selection parts formed in a substrate, a plate conductive pattern covering the cell selection parts and electrically connected to first terminals of the cell selection parts, a plurality of through-pillars penetrating the plate conductive pattern and insulated from the plate conductive pattern, and a plurality of data storage parts directly connected to the plurality of through-pillars, respectively. The data storage parts may be electrically connected to second terminals of the cell selection parts, respectively.Type: ApplicationFiled: January 16, 2015Publication date: May 7, 2015Inventors: JUNGWOO SONG, JAEKYU LEE
-
Patent number: 8963236Abstract: Provided are data storage devices and methods of manufacturing the same. The device may include a plurality of cell selection parts formed in a substrate, a plate conductive pattern covering the cell selection parts and electrically connected to first terminals of the cell selection parts, a plurality of through-pillars penetrating the plate conductive pattern and insulated from the plate conductive pattern, and a plurality of data storage parts directly connected to the plurality of through-pillars, respectively. The data storage parts may be electrically connected to second terminals of the cell selection parts, respectively.Type: GrantFiled: December 13, 2012Date of Patent: February 24, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jungwoo Song, Jaekyu Lee
-
Patent number: 8923492Abstract: A multi-mode line driver circuit designed to be fabricated in a CMOS process and capable of supporting a plurality of operating modes corresponding, for example, to different profiles of communication standards such as xDSL standards. The line driver circuit incorporates integrated mode switches with a two-stage amplifier architecture to relax amplifier requirements by distributing the signal gain into two amplifier stages. Reconfigurable feedback loops are provided to permit design optimization for particular modes of operation (e.g., ADSL and VDSL compliant modes). In one embodiment implemented as a Class-H amplifier, lift amplifier(s) are provided between a first amplifier stage and a second amplifier stage for controlling voltage supply levels of the second amplifier stage. The lift amplifiers may be enabled by voltage threshold detection circuitry that monitors either the input or the output signals of the first amplifier stage depending on the operable transmission mode.Type: GrantFiled: March 26, 2013Date of Patent: December 30, 2014Assignee: Broadcom CorporationInventors: Hui Zheng, Sasi Kumar Arunachalam, Alex Jianzhong Chen, Aravind Kumar Padyana, I-Ning Ku, Jungwoo Song, Xicheng Jiang
-
Publication number: 20140254779Abstract: A multi-mode line driver circuit designed to be fabricated in a CMOS process and capable of supporting a plurality of operating modes corresponding, for example, to different profiles of communication standards such as xDSL standards. The line driver circuit incorporates integrated mode switches with a two-stage amplifier architecture to relax amplifier requirements by distributing the signal gain into two amplifier stages. Reconfigurable feedback loops are provided to permit design optimization for particular modes of operation (e.g., ADSL and VDSL compliant modes). In one embodiment implemented as a Class-H amplifier, lift amplifier(s) are provided between a first amplifier stage and a second amplifier stage for controlling voltage supply levels of the second amplifier stage. The lift amplifiers may be enabled by voltage threshold detection circuitry that monitors either the input or the output signals of the first amplifier stage depending on the operable transmission mode.Type: ApplicationFiled: March 26, 2013Publication date: September 11, 2014Applicant: Broadcom CorporationInventors: Hui Zheng, Sasi Kumar Arunachalam, Alex Jianzhong Chen, Aravind Kumar Padyana, I-Ning Ku, Jungwoo Song, Xicheng Jiang
-
Patent number: 8705752Abstract: A noise reduction circuit for reducing the effects of low frequency noise such as wind noise in communications applications is described. In one embodiment, the noise reduction circuit features a high pass filter formed by exploiting the existing off-chip AC coupling capacitances in making the connection to the source of audio signals. The filter may be adaptive to environmental low frequency noise level through programming the shunt resistances. A low-noise wide dynamic range programmable gain amplifier is also described. Adaptive equalization of the audio signal is also described through the utilization of programmable front-end resistors and a back-end audio equalizer.Type: GrantFiled: September 20, 2006Date of Patent: April 22, 2014Assignee: Broadcom CorporationInventors: Xicheng Jiang, Jungwoo Song, Jianlong Chen
-
Publication number: 20140079246Abstract: Systems and methods are disclosed to provide automatic power control for a driver circuit. Embodiments disclosed herein enable a driver circuit to automatically decrease the gain of amplified input signals when output power exceeds a threshold. Further, embodiments disclosed herein enable a driver circuit to automatically increase the gain of amplified input signals when battery supply voltage drops to avoid unwanted output signal distortion. By using reference signals for battery power and amplified signal input, the amplifiers of the driver circuit can be automatically adjusted until an equilibrium is reached.Type: ApplicationFiled: September 18, 2012Publication date: March 20, 2014Applicant: Broadcom CorporationInventors: Minsheng Wang, Iuri Mehr, Jungwoo Song, Vinay Chandrasekhar
-
Publication number: 20130153998Abstract: Provided are data storage devices and methods of manufacturing the same. The device may include a plurality of cell selection parts formed in a substrate, a plate conductive pattern covering the cell selection parts and electrically connected to first terminals of the cell selection parts, a plurality of through-pillars penetrating the plate conductive pattern and insulated from the plate conductive pattern, and a plurality of data storage parts directly connected to the plurality of through-pillars, respectively. The data storage parts may be electrically connected to second terminals of the cell selection parts, respectively.Type: ApplicationFiled: December 13, 2012Publication date: June 20, 2013Inventors: Jungwoo SONG, Jaekyu LEE
-
Patent number: 8466743Abstract: Disclosed is an amplifier circuit configured to amplify a pulse stream. The amplifier circuit comprises a switching block including a first switch operable to couple an output node of the switching block to a positive reference voltage, a second switch operable to couple the output node to a ground reference voltage and a third switch operable to couple the output node to a negative reference voltage. The amplifier circuit is configured to amplify the pulse stream into an amplified signal detectable at the output node such that the amplified signal has a common-mode voltage level substantially equal to zero volts. In one embodiment, the amplifier circuit is configured to amplify the pulse stream in accordance with a Class-D amplification scheme. In one embodiment, the output node can be directly connected to a load device without a DC blocking capacitor being interposed between the output node and the load device.Type: GrantFiled: April 27, 2010Date of Patent: June 18, 2013Assignee: Broadcom CorporationInventors: Xicheng Jiang, Jungwoo Song
-
Patent number: 8334721Abstract: An upstream amplifier is integrated on a substrate with a digital-to-analog converter (DAC) to form an integrated circuit. In an embodiment, a low-pass filter is also integrated on the substrate. The output signal level of the upstream amplifier is controllable. In embodiments, fine adjustments are made to the output signal level of the upstream amplifier by varying a bias current of the DAC. A software control bit is used to switch between a power-on mode of operation and a power-down mode of operation. The upstream amplifier transmits in a burst mode. The power consumption of the upstream amplifier scales with the amplifier's output signal level. A high degree of matching is attained between the positive and negative paths of the upstream amplifier. This provides high immunity from common-mode disturbances such as substrate noise, clock spurs, and glitches caused by a gain change.Type: GrantFiled: September 6, 2011Date of Patent: December 18, 2012Assignee: Broadcom CorporationInventors: Stephen A. Jantzi, Anilkumar V. Tammineedi, Jungwoo Song, Lawrence M. Burns, Donald G. McMullin, Agnes N. Woo
-
Patent number: 8237496Abstract: Disclosed is a switching amplifier having an enhanced supply rejection. The switching amplifier comprises a digital modulator that provides a modulated signal. The switching amplifier further comprises a closed-loop analog driver that is coupled to the digital modulator. As disclosed, the closed-loop analog driver is configured to re-modulate a modulation signal that corresponds to the modulated signal. An output stage of the switching amplifier is driven by the re-modulated signal, thereby providing enhanced supply rejection. In one embodiment, the modulated signal is produced by a digital pulse-width modulator (PWM) circuit of a Class-D amplifier, and has a pulse rate substantially less than a clock rate of the digital PWM circuit. In one embodiment, the switching amplifier is implemented as an audio amplifier in a mobile communication device such as a cellular telephone.Type: GrantFiled: July 29, 2010Date of Patent: August 7, 2012Assignee: Broadcom CorporationInventors: Xicheng Jiang, Jungwoo Song, Minsheng Wang, Todd L. Brooks
-
Patent number: 8212612Abstract: Disclosed is a closed-loop class-D amplifier circuit including a modulated reference signal generator that provides a modulated reference signal in a feed-forward path, where the reference signal is modulated corresponding to an input signal. The closed-loop class-D amplifier circuit further includes a comparator to generate a control signal based on a comparison of the modulated reference signal and a correction signal, which in turn is produced by filtering a combination of the input signal and a feedback signal. The closed-loop class-D amplifier circuit also includes a pulse generator to generate a pulse-width-modulated signal to drive an output stage of the closed-loop class-D amplifier based on the control signal.Type: GrantFiled: July 19, 2010Date of Patent: July 3, 2012Assignee: Broadcom CorporationInventors: Jungwoo Song, Xicheng Jiang, Minsheng Wang, Todd L. Brooks
-
Publication number: 20120086592Abstract: An upstream amplifier is integrated on a substrate with a digital-to-analog converter (DAC) to form an integrated circuit. In an embodiment, a low-pass filter is also integrated on the substrate. The output signal level of the upstream amplifier is controllable. In embodiments, fine adjustments are made to the output signal level of the upstream amplifier by varying a bias current of the DAC. A software control bit is used to switch between a power-on mode of operation and a power-down mode of operation. The upstream amplifier transmits in a burst mode. The power consumption of the upstream amplifier scales with the amplifier's output signal level. A high degree of matching is attained between the positive and negative paths of the upstream amplifier. This provides high immunity from common-mode disturbances such as substrate noise, clock spurs, and glitches caused by a gain change.Type: ApplicationFiled: September 6, 2011Publication date: April 12, 2012Applicant: Broadcom CorporationInventors: Stephen A. Jantzi, Anilkumar V. Tammineedi, Jungwoo Song, Lawrence M. Burns, Donald G. McMullin, Anges N. Woo
-
Patent number: 8148219Abstract: A circuit with dielectric thicknesses is presented that includes a low-pass filter including one or more semiconductor devices having a thick gate oxide layer, while further semiconductor devices of the circuit have thin gate oxide layers. The low-pass filter semiconductor device includes an N-type substrate, a P-type region formed on the N-type substrate, a thick gate oxide layer formed over the P-type region, a P+ gate electrode formed over the thick gate oxide layer and coupled to a first voltage supply line, and P+ pick-up terminals formed in the P-type region adjacent the gate electrode and coupled to a second voltage supply line. The low-pass filter semiconductor device acts as a capacitor, whereby a gate-to-substrate voltage is maintained at less than zero volts to maintain a stable control voltage for the circuit.Type: GrantFiled: June 15, 2009Date of Patent: April 3, 2012Assignee: Broadcom CorporationInventors: Derek Tam, Jasmine Cheng, Jungwoo Song, Takayuki Hayashi
-
Publication number: 20120025910Abstract: Disclosed is a switching amplifier having an enhanced supply rejection. The switching amplifier comprises a digital modulator that provides a modulated signal. The switching amplifier further comprises a closed-loop analog driver that is coupled to the digital modulator. As disclosed, the closed-loop analog driver is configured to re-modulate a modulation signal that corresponds to the modulated signal. An output stage of the switching amplifier is driven by the re-modulated signal, thereby providing enhanced supply rejection. In one embodiment, the modulated signal is produced by a digital pulse-width modulator (PWM) circuit of a Class-D amplifier, and has a pulse rate substantially less than a clock rate of the digital PWM circuit. In one embodiment, the switching amplifier is implemented as an audio amplifier in a mobile communication device such as a cellular telephone.Type: ApplicationFiled: July 29, 2010Publication date: February 2, 2012Applicant: BROADCOM CORPORATIONInventors: Xicheng Jiang, Jungwoo Song, Minsheng Wang, Todd L. Brooks