Patents by Inventor Katsuhiro Kitagawa
Katsuhiro Kitagawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10218342Abstract: Apparatuses and methods for correcting a duty cycle of a clock signal are described. An example apparatus includes: a duty cycle corrector (DCC) that receives an input clock signal and a control signal and produces an output clock signal responsive, at least in part, to the input clock signal and the control signal; a circuit that divides a frequency of the input clock signal by a positive even integer and generates an intermediate clock signal; and a phase detector that generates the control signal responsive, at least in part, to a difference in phase between the output clock signal and the intermediate clock signal.Type: GrantFiled: June 28, 2017Date of Patent: February 26, 2019Assignee: Micron Technology, Inc.Inventor: Katsuhiro Kitagawa
-
Patent number: 10140275Abstract: Disclosed is a non-transitory computer-readable recording medium having stored therein a message information generating program, which when processed by one or more processors, causes a computer to execute a process. The process includes acquiring first information having both a character string input by handwriting and a character color related to the character string input by the handwriting, specifying a form of the character string based on the acquired first information, specifying an address associated with the specified form by referring to a storage configured to store an address of a message destination in association with a form of a character string, and generating message information with the specified address as a destination, the message information including second information corresponding to the character string.Type: GrantFiled: February 16, 2017Date of Patent: November 27, 2018Assignee: FUJITSU LIMITEDInventor: Katsuhiro Kitagawa
-
Patent number: 10128847Abstract: Apparatuses and methods for level shifting in a semiconductor device are described. An example apparatus includes: a splitter circuit that operates on a first voltage potential to produce a first signal having a first polarity and a second signal having a second polarity that is substantially opposite to the first polarity; an one-shot pulse circuit that operates on the first voltage potential to produce a first one-shot pulse signal responsive to the first signal and a second one-shot pulse signal responsive to the second signal; and a logic circuit configured to operate on a second voltage potential to produce a third signal responsive to the first and second one-shot pulse signals, the second voltage potential being different from the first voltage potential.Type: GrantFiled: February 26, 2016Date of Patent: November 13, 2018Assignee: Micron Technology, Inc.Inventor: Katsuhiro Kitagawa
-
Publication number: 20170302256Abstract: Apparatuses and methods for correcting a duty cycle of a clock signal are described. An example apparatus includes: a duty cycle corrector (DCC) that receives an input clock signal and a control signal and produces an output clock signal responsive, at least in part, to the input clock signal and the control signal; a circuit that divides a frequency of the input clock signal by a positive even integer and generates an intermediate clock signal, and a phase detector that generates the control signal responsive, at least in part, to a difference in phase between the output clock signal and the intermediate clock signal.Type: ApplicationFiled: June 28, 2017Publication date: October 19, 2017Applicant: MICRON TECHNOLOGY, INC.Inventor: KATSUHIRO KITAGAWA
-
Publication number: 20170250689Abstract: Apparatuses and methods for level shifting in a semiconductor device are described. An example apparatus includes: a splitter circuit that operates on a first voltage potential to produce a first signal having a first polarity and a second signal having a second polarity that is substantially opposite to the first polarity; an one-shot pulse circuit that operates on the first voltage potential to produce a first one-shot pulse signal responsive to the first signal and a second one-shot pulse signal responsive to the second signal; and a logic circuit configured to operate on a second voltage potential to produce a third signal responsive to the first and second one-shot pulse signals, the second voltage potential being different from the first voltage potential.Type: ApplicationFiled: February 26, 2016Publication date: August 31, 2017Applicant: Micron Technology, Inc.Inventor: Katsuhiro Kitagawa
-
Publication number: 20170242834Abstract: Disclosed is a non-transitory computer-readable recording medium having stored therein a message information generating program, which when processed by one or more processors, causes a computer to execute a process. The process includes acquiring first information having both a character string input by handwriting and a character color related to the character string input by the handwriting, specifying a form of the character string based on the acquired first information, specifying an address associated with the specified form by referring to a storage configured to store an address of a message destination in association with a form of a character string, and generating message information with the specified address as a destination, the message information including second information corresponding to the character string.Type: ApplicationFiled: February 16, 2017Publication date: August 24, 2017Applicant: FUJITSU LIMITEDInventor: Katsuhiro Kitagawa
-
Patent number: 9729131Abstract: Apparatuses and methods for correcting a duty cycle of a clock signal are described. An example apparatus includes: a duty cycle corrector (DCC) that receives an input clock signal and a control signal and produces an output clock signal responsive, at least in part, to the input clock signal and the control signal; a circuit that divides a frequency of the input clock signal by a positive even integer and generates an intermediate clock signal; and a phase detector that generates the control signal responsive, at least in part, to a difference in phase between the output clock signal and the intermediate clock signal.Type: GrantFiled: September 25, 2015Date of Patent: August 8, 2017Assignee: Micron Technology, Inc.Inventor: Katsuhiro Kitagawa
-
Publication number: 20170093386Abstract: Apparatuses and methods for correcting a duty cycle of a clock signal are described. An example apparatus includes: a duty cycle corrector (DCC) that receives an input clock signal and a control signal and produces an output clock signal responsive, at least in part, to the input clock signal and the control signal; a circuit that divides a frequency of the input clock signal by a positive even integer and generates an intermediate clock signal; and a phase detector that generates the control signal responsive, at least in part, to a difference in phase between the output clock signal and the intermediate clock signal.Type: ApplicationFiled: September 25, 2015Publication date: March 30, 2017Inventor: Katsuhiro Kitagawa
-
Patent number: 9590606Abstract: Disclosed herein is a device includes a duty correction circuit adjusting a duty ratio of a first clock signal based on a duty control signal to generate a second clock signal; a delay line delaying the second clock signal to generate a third clock signal; and a duty cycle detector detecting the duty ratio of the second clock signal to generate the duty control signal in a first mode, and detecting the duty ratio of the third clock signal to generate the duty control signal in a second mode.Type: GrantFiled: June 27, 2014Date of Patent: March 7, 2017Assignee: Micron Technology, Inc.Inventors: Katsuhiro Kitagawa, Hiroki Takahashi
-
Patent number: 9559710Abstract: According to the present invention, a ring oscillator coupled to an output node operable to output a clock signal including a first logic level generated by a first odd number of delay circuits, and a second logic level different from the first logic level generated by a second odd number of delay circuits different from the first odd number of delay circuits.Type: GrantFiled: June 19, 2015Date of Patent: January 31, 2017Assignee: Micron Technology, Inc.Inventor: Katsuhiro Kitagawa
-
Patent number: 9472255Abstract: A semiconductor device includes a data input/output circuit that has an ODT function and a DLL circuit that generates an internal clock for determining an operation timing of the data input/output circuit. The DLL circuit has a first mode for controlling a phase of the internal clock in a precise manner and a second mode for operating with low power consumption. When the data input/output circuit does not perform an ODT operation, the DLL circuit operates in the first mode, and when the data input/output circuit performs the ODT operation, the DLL circuit operates in the second mode. In this manner, the operation mode of the DLL circuit is switched over depending on the ODT operation, so that the power consumption in the ODT operation in which strict phase control is not required can be reduced.Type: GrantFiled: February 28, 2014Date of Patent: October 18, 2016Assignee: PS4 Luxco S.a.r.l.Inventor: Katsuhiro Kitagawa
-
Publication number: 20150372685Abstract: According to the present invention, a ring oscillator coupled to an output node operable to output a clock signal including a first logic level generated by a first odd number of delay circuits, and a second logic level different from the first logic level generated by a second odd number of delay circuits different from the first odd number of delay circuits.Type: ApplicationFiled: June 19, 2015Publication date: December 24, 2015Inventor: KATSUHIRO KITAGAWA
-
Publication number: 20150303877Abstract: A semiconductor device comprises a first input terminal; a second input terminal; an inverting amplifier circuit that comprises an input node connected to a first input terminal, an inverting input node connected to a second input terminal, and an output node connected to an output terminal, amplifies a difference between a first input signal supplied to the input node and a second input signal supplied to the second input terminal, and that outputs an output signal whose polarity is inverted from that of the first input signal to the output node; and a non-inverting amplifier circuit that comprises an input node connected to a second input terminal, an inverting input node connected to a first input terminal, and an output node connected to an output terminal, amplifies a difference between the first input signal and the second input signal, and that outputs an output signal whose polarity is the same as that of the first input signal to the output node.Type: ApplicationFiled: August 26, 2013Publication date: October 22, 2015Applicant: PS4 Luxco S.a.r.l.Inventors: Katsuhiro KITAGAWA, Hiroki TAKAHASHI, Kohei NAKAMURA
-
Patent number: 9065456Abstract: Disclosed herein is a device includes a first delay circuit delaying a first clock signal according to a count value to generate a second clock signal, a phase determination circuit comparing a phase of the first clock signal with a phase of the second clock signal to generate a phase determination signal, an up-down counter updating the count value according to the phase determination signal each time an update signal is activated, and an update control circuit generating the update signal at a variable interval.Type: GrantFiled: June 27, 2014Date of Patent: June 23, 2015Assignee: Micron Technology, Inc.Inventors: Hiroki Takahashi, Katsuhiro Kitagawa
-
Patent number: 9054713Abstract: Disclosed herein is a device that includes: a plurality of delay circuits each including an input node, an output node, a first power node and a second power node, and a control circuit. The delay circuits are coupled in series with the input node of a leading delay circuit receiving a first clock signal and the output node of a last delay circuit producing a second clock signal. The control circuit coupled to receive the first and second clock signals to control an operating voltage supplied between the first and second power lines. The first power nodes of the delay circuits are connected in common to the first power line, and the second power nodes the delay circuits are connected in common to the second power line.Type: GrantFiled: August 5, 2013Date of Patent: June 9, 2015Assignee: PS4 LUXCO S.A.R.L.Inventors: Katsuhiro Kitagawa, Hiroki Takahashi
-
Publication number: 20150002196Abstract: Disclosed herein is a device includes a first delay circuit delaying a first clock signal according to a count value to generate a second clock signal, a phase determination circuit comparing a phase of the first clock signal with a phase of the second clock signal to generate a phase determination signal, an up-down counter updating the count value according to the phase determination signal each time an update signal is activated, and an update control circuit generating the update signal at a variable interval.Type: ApplicationFiled: June 27, 2014Publication date: January 1, 2015Inventors: HIROKI TAKAHASHI, Katsuhiro Kitagawa
-
Publication number: 20150002201Abstract: Disclosed herein is a device includes a duty correction circuit adjusting a duty ratio of a first clock signal based on a duty control signal to generate a second clock signal; a delay line delaying the second clock signal to generate a third clock signal; and a duty cycle detector detecting the duty ratio of the second clock signal to generate the duty control signal in a first mode, and detecting the duty ratio of the third clock signal to generate the duty control signal in a second mode.Type: ApplicationFiled: June 27, 2014Publication date: January 1, 2015Inventors: Katsuhiro Kitagawa, Hiroki Takahashi
-
Patent number: 8917127Abstract: Disclosed herein is a device that includes a plurality of one-shot pulse generation circuits connected in series between an input node and an output node. Each of the one-shot pulse generation circuits receives an input clock signal supplied from previously connected one-shot pulse generation circuit to output an output clock signal to subsequently connected one-shot pulse generation circuit. Both of a rising edge and a falling edge of the output clock signal are controlled based on one of a rising edge and a falling edge of the input clock signal. A time period from one of the rising edge and the falling edge of the output clock signal to the other of the rising edge and the falling edge of the output clock signal being variable.Type: GrantFiled: February 24, 2014Date of Patent: December 23, 2014Assignee: PS4 Luxco S.A.R.L.Inventor: Katsuhiro Kitagawa
-
Patent number: 8848468Abstract: A semiconductor device comprises: a control signal generating circuit that generates and outputs a control signal that is in an active state during a period around at least one of rising edges and falling edges of a clock signal; and a data input circuit that is controlled to be in an active state, in which a data signal can be received, while the control signal is in an active state, and otherwise controlled to be in an inactive state.Type: GrantFiled: August 19, 2011Date of Patent: September 30, 2014Assignee: PS4 Luxco S.a.r.l.Inventors: Katsuhiro Kitagawa, Shotaro Kobayashi
-
Patent number: 8803576Abstract: Disclosed herein is a semiconductor device that includes: an input node; an output node; a plurality of variable delay circuits connected in series between the input node and the output node; a control circuit that commonly controls delay amounts of the variable delay circuits based on phases of a first clock signal supplied to the input node and a second clock signal output from the output node; and a mixer circuit that generates a third clock signal based on any one of input clock signals respectively input to the variable delay circuits and any one of output clock signals respectively output from the variable delay circuits.Type: GrantFiled: February 6, 2013Date of Patent: August 12, 2014Inventor: Katsuhiro Kitagawa