Patents by Inventor Kazuhide Kurosaki
Kazuhide Kurosaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8787089Abstract: An embodiment of the invention provides a semiconductor device that includes: a memory cell array that includes non-volatile memory cells; a first selecting circuit that connects or disconnects a source and a drain of a transistor that forms one of the memory cells, to or from a data line DATAB connected to a first power supply; and a second selecting circuit that connects or disconnects the source and drain to or from a ground line ARVSS connected to a second power supply. In this semiconductor device, the first selecting circuit and the second selecting circuit are arranged on the opposite sides of the memory cell array. One embodiment of the invention also provides a method of controlling the semiconductor device.Type: GrantFiled: December 3, 2012Date of Patent: July 22, 2014Assignee: Spansion LLCInventors: Masaru Yano, Kazuhide Kurosaki, Mototada Sakashita
-
Patent number: 8325523Abstract: An embodiment of the invention provides a semiconductor device that includes: a memory cell array that includes non-volatile memory cells; a first selecting circuit that connects or disconnects a source and a drain of a transistor that forms one of the memory cells, to or from a data line DATAB connected to a first power supply; and a second selecting circuit that connects or disconnects the source and drain to or from a ground line ARVSS connected to a second power supply. In this semiconductor device, the first selecting circuit and the second selecting circuit are arranged on the opposite sides of the memory cell array. One embodiment of the invention also provides a method of controlling the semiconductor device.Type: GrantFiled: August 1, 2011Date of Patent: December 4, 2012Assignee: Spansion LLCInventors: Masaru Yano, Kazuhide Kurosaki, Mototada Sakashita
-
Publication number: 20110286273Abstract: An embodiment of the invention provides a semiconductor device that includes: a memory cell array that includes non-volatile memory cells; a first selecting circuit that connects or disconnects a source and a drain of a transistor that forms one of the memory cells, to or from a data line DATAB connected to a first power supply; and a second selecting circuit that connects or disconnects the source and drain to or from a ground line ARVSS connected to a second power supply. In this semiconductor device, the first selecting circuit and the second selecting circuit are arranged on the opposite sides of the memory cell array. One embodiment of the invention also provides a method of controlling the semiconductor device.Type: ApplicationFiled: August 1, 2011Publication date: November 24, 2011Inventors: Masaru YANO, Kazuhide KUROSAKI, Mototada SAKASHITA
-
Patent number: 8018767Abstract: The present invention provides a semiconductor device that includes: a memory cell array that includes non-volatile memory cells; a first selecting circuit that connects or disconnects a source and a drain of a transistor that forms one of the memory cells, to or from a data line DATAB connected to a first power supply; and a second selecting circuit that connects or disconnects the source and drain to or from a ground line ARVSS connected to a second power supply. In this semiconductor device, the first selecting circuit and the second selecting circuit are arranged on the opposite sides of the memory cell array. The present invention also provides a method of controlling the semiconductor device.Type: GrantFiled: November 20, 2008Date of Patent: September 13, 2011Assignee: Spansion, LLCInventors: Masaru Yano, Kazuhide Kurosaki, Mototada Sakashita
-
Patent number: 7791961Abstract: A semiconductor device of the present invention includes a booster circuit that boosts a selected word line (WL) to a given voltage higher than a power supply voltage and a charge pump circuit that retains the boosted word line (WL) at the first given voltage. When the booster circuit boosts the word line, the voltage level is degraded as the time goes. However, it is possible to program the memory cell and read out thereof properly by retaining the voltage of the word line with the charge pump circuit.Type: GrantFiled: March 18, 2009Date of Patent: September 7, 2010Assignee: Spansion LLCInventors: Kazuhiro Kitazaki, Kazuhide Kurosaki
-
Patent number: 7787312Abstract: A semiconductor device has a plurality of bit lines BL provided in a memory cell area 101, a plurality of word lines WL provided crossing the plurality of bit lines BL, a plurality of diffusion source lines VSL provided along the plurality of word lines WL, a plurality of non-volatile active cells AC storing data, the plurality of non-volatile active cells AC being provided at cross sections of the plurality of bit lines BL and the plurality of word lines WL and being connected to the plurality of bit lines BL, the plurality of word lines WL, and the plurality of diffusion source lines VSL, and a controller simultaneously writes or reads data to and from at least two active cells AC among the plurality of active cells AC, in which the number of the plurality of active cells AC is less than that of the cross sections.Type: GrantFiled: May 30, 2008Date of Patent: August 31, 2010Assignee: Spansion LLCInventors: Junya Kawamata, Tsutomu Nakai, Hirokazu Nagashima, Kenichi Takehana, Kenji Arai, Kazuki Yamauchi, Kazuhide Kurosaki
-
Patent number: 7724071Abstract: A semiconductor device includes: a pump circuit that boosts an output node connected to a memory cell array; an oscillator that outputs a clock to the pump circuit; and a detection circuit that outputs an actuating signal to the oscillator. In this semiconductor device, the actuating signal actuates the oscillator when the voltage of the output node of the pump circuit is lower than a first reference voltage, and the actuating signal stops the oscillator when the voltage of the output node is higher than a second reference voltage. In accordance with the present invention, when the voltage of the output node of the pump circuit is higher than the target voltage, the oscillator is stopped, and so is the pump circuit. Thus, unnecessary charge flow to the ground can be prevented, and the power consumption of the booster circuit can be reduced.Type: GrantFiled: July 25, 2006Date of Patent: May 25, 2010Assignee: Spansion LLCInventors: Akira Okada, Masaru Yano, Kazuhide Kurosaki
-
Publication number: 20090175096Abstract: A semiconductor device of the present invention includes a booster circuit that boosts a selected word line (WL) to a given voltage higher than a power supply voltage and a charge pump circuit that retains the boosted word line (WL) at the first given voltage. When the booster circuit boosts the word line, the voltage level is degraded as the time goes. However, it is possible to program the memory cell and read out thereof properly by retaining the voltage of the word line with the charge pump circuit.Type: ApplicationFiled: March 18, 2009Publication date: July 9, 2009Inventors: Kazuhiro Kitazaki, Kazuhide Kurosaki
-
Publication number: 20090109757Abstract: The present invention provides a semiconductor device that includes: a memory cell array that includes non-volatile memory cells; a first selecting circuit that connects or disconnects a source and a drain of a transistor that forms one of the memory cells, to or from a data line DATAB connected to a first power supply; and a second selecting circuit that connects or disconnects the source and drain to or from a ground line ARVSS connected to a second power supply. In this semiconductor device, the first selecting circuit and the second selecting circuit are arranged on the opposite sides of the memory cell array. The present invention also provides a method of controlling the semiconductor device.Type: ApplicationFiled: November 20, 2008Publication date: April 30, 2009Inventors: Masaru Yano, Kazuhide Kurosaki, Mototada Sakashita
-
Patent number: 7525853Abstract: A semiconductor device of the present invention includes a booster circuit that boosts a selected word line (WL) to a given voltage higher than a power supply voltage and a charge pump circuit that retains the boosted word line (WL) at the first given voltage. When the booster circuit boosts the word line, the voltage level is degraded as the time goes. However, it is possible to program the memory cell and read out thereof properly by retaining the voltage of the word line with the charge pump circuit.Type: GrantFiled: August 11, 2006Date of Patent: April 28, 2009Assignee: Spansion LLCInventors: Kazuhiro Kitazaki, Kazuhide Kurosaki
-
Publication number: 20090010076Abstract: A semiconductor device has a plurality of bit lines BL provided in a memory cell area 101, a plurality of word lines WL provided crossing the plurality of bit lines BL, a plurality of diffusion source lines VSL provided along the plurality of word lines WL, a plurality of non-volatile active cells AC storing data, the plurality of non-volatile active cells AC being provided at cross sections of the plurality of bit lines BL and the plurality of word lines WL and being connected to the plurality of bit lines BL, the plurality of word lines WL, and the plurality of diffusion source lines VSL, and a controller simultaneously writes or reads data to and from at least two active cells AC among the plurality of active cells AC, in which the number of the plurality of active cells AC is less than that of the cross sections.Type: ApplicationFiled: May 30, 2008Publication date: January 8, 2009Applicant: SPANSION LLCInventors: Junya Kawamata, Tsutomu Nakai, Hirokazu Nagashima, Kenichi Takehana, Kenji Arai, Kazuki Yamauchi, Kazuhide Kurosaki
-
Patent number: 7468909Abstract: The present invention provides a semiconductor device that includes: a memory cell array that includes non-volatile memory cells; a first selecting circuit that connects or disconnects a source and a drain of a transistor that forms one of the memory cells, to or from a data line DATAB connected to a first power supply; and a second selecting circuit that connects or disconnects the source and drain to or from a ground line ARVSS connected to a second power supply. In this semiconductor device, the first selecting circuit and the second selecting circuit are arranged on the opposite sides of the memory cell array. The present invention also provides a method of controlling the semiconductor device.Type: GrantFiled: December 11, 2006Date of Patent: December 23, 2008Assignee: Spansion LLCInventors: Masaru Yano, Kazuhide Kurosaki, Mototada Sakashita
-
Patent number: 7286407Abstract: A semiconductor device includes a program voltage supply circuit that supplies a drain of a memory cell with a program voltage, and a pull-down circuit that pulls down a potential of an output of the program voltage supply circuit in accordance with a current that flows in a data bus line connected to the memory cell. The semiconductor device may include a program voltage restrain circuit that restrains an intensity of supply of the program voltage by the program voltage supply circuit.Type: GrantFiled: October 28, 2005Date of Patent: October 23, 2007Assignee: Spansion LLCInventors: Tsutomu Nakai, Kazuhide Kurosaki
-
Patent number: 7263007Abstract: A semiconductor device is provided that can perform simultaneous writing of a large number of bits, without an increase in chip size. This semiconductor device includes: a write data bus via which data are written into memory cells; a read data bus via which the data are read from the memory cells; a first write amplifier that writes data into the memory cells via the read data bus at the time of high-speed writing; a second write amplifier that writes data into the memory cells via the write data bus at the time of high-speed writing; a first sense amplifier that reads verified data from the memory cells via the read data bus; and a second sense amplifier that reads verified data from the memory cells via the write data bus.Type: GrantFiled: September 16, 2005Date of Patent: August 28, 2007Assignee: Spansion LLCInventor: Kazuhide Kurosaki
-
Publication number: 20070183211Abstract: The present invention provides a semiconductor device that includes: a memory cell array that includes non-volatile memory cells; a first selecting circuit that connects or disconnects a source and a drain of a transistor that forms one of the memory cells, to or from a data line DATAB connected to a first power supply; and a second selecting circuit that connects or disconnects the source and drain to or from a ground line ARVSS connected to a second power supply. In this semiconductor device, the first selecting circuit and the second selecting circuit are arranged on the opposite sides of the memory cell array. The present invention also provides a method of controlling the semiconductor device.Type: ApplicationFiled: December 11, 2006Publication date: August 9, 2007Inventors: Masaru Yano, Kazuhide Kurosaki, Mototada Sakashita
-
Patent number: 7221595Abstract: A semiconductor device includes a first cascode circuit having a first current mirror amplifying a reference current flowing through a data line of a reference cell, and a second current mirror generating a first potential from an amplified reference current; and a second cascode circuit having a third current mirror amplifying a core current flowing through a data line of a core cell, and a transistor receiving a gate voltage corresponding to the amplified reference current and generating a second potential based on a difference between an amplified core cell current and the amplified reference current. Since the second potential is generated by the difference between the core cell current and the reference cell current, the second potential swings in the full range of the ground power supply voltage to the ground potential, and the range of the amplitude of the power supply voltage can be efficiently utilized. Sensing is enabled for a fine current margin.Type: GrantFiled: July 29, 2005Date of Patent: May 22, 2007Assignee: Spansion LLCInventors: Tsutomu Nakai, Takao Akaogi, Kazuhide Kurosaki
-
Publication number: 20070085597Abstract: A semiconductor device includes: a pump circuit that boosts an output node connected to a memory cell array; an oscillator that outputs a clock to the pump circuit; and a detection circuit that outputs an actuating signal to the oscillator. In this semiconductor device, the actuating signal actuates the oscillator when the voltage of the output node of the pump circuit is lower than a first reference voltage, and the actuating signal stops the oscillator when the voltage of the output node is higher than a second reference voltage. In accordance with the present invention, when the voltage of the output node of the pump circuit is higher than the target voltage, the oscillator is stopped, and so is the pump circuit. Thus, unnecessary charge flow to the ground can be prevented, and the power consumption of the booster circuit can be reduced.Type: ApplicationFiled: July 25, 2006Publication date: April 19, 2007Inventors: Akira Okada, Masaru Yano, Kazuhide Kurosaki
-
Patent number: 7206232Abstract: The precharge circuit is provided for precharging, before programming the data, the voltage of the source line ARVSS commonly connected to the memory cells provided in the same sector. The voltage of the source line ARVSS of the memory cell MC is precharged before programming the data, and the voltage of the source line ARVSS of the memory cell MC is not lowered at the time of programming the data, even if the data programming period is shortened. It is thus possible to prevent the leak current during the programming and program the data into the memory cell MC optimally.Type: GrantFiled: June 23, 2005Date of Patent: April 17, 2007Assignee: Spansion LLCInventors: Kazuhide Kurosaki, Shigekazu Yamada, Masaru Yano
-
Publication number: 20070035973Abstract: A semiconductor device of the present invention includes a booster circuit that boosts a selected word line (WL) to a given voltage higher than a power supply voltage and a charge pump circuit that retains the boosted word line (WL) at the first given voltage. When the booster circuit boosts the word line, the voltage level is degraded as the time goes. However, it is possible to program the memory cell and read out thereof properly by retaining the voltage of the word line with the charge pump circuit.Type: ApplicationFiled: August 11, 2006Publication date: February 15, 2007Inventors: Kazuhiro Kitazaki, Kazuhide Kurosaki
-
Publication number: 20060092706Abstract: A semiconductor device includes a program voltage supply circuit that supplies a drain of a memory cell with a program voltage, and a pull-down circuit that pulls down a potential of an output of the program voltage supply circuit in accordance with a current that flows in a data bus line connected to the memory cell. The semiconductor device may include a program voltage restrain circuit that restrains an intensity of supply of the program voltage by the program voltage supply circuit.Type: ApplicationFiled: October 28, 2005Publication date: May 4, 2006Inventors: Tsutomu Nakai, Kazuhide Kurosaki