Patents by Inventor Kazuyuki Kouno
Kazuyuki Kouno has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150187393Abstract: A memory array includes a resistive memory cell array having a first cell transistor and a resistance change element connected in series and a reference cell array having a second cell transistor and a resistance element connected in series. The second cell transistor of the reference cell array is connected to a reference source line, and the resistance element is connected to a reference bit line. A dummy memory cell is connected to the reference bit line in the memory cell array, and both ends of a resistance change element of the dummy memory cell are short-circuited through the reference bit line.Type: ApplicationFiled: March 12, 2015Publication date: July 2, 2015Inventors: Takanori UEDA, Kazuyuki KOUNO, Yasuo MURAKUKI, Masayoshi NAKAYAMA, Yuriko ISHITOBI, Keita TAKAHASHI
-
Publication number: 20140334217Abstract: A nonvolatile semiconductor memory device includes: a memory cell array having a plurality of memory cells arranged in a matrix; a reference bit line; a reference source line; at least one reference cell including first and second transistors serially connected between these lines; a reference word line connected to the gate of the first transistor; and a reference driver circuit configured to control the gate voltage of the second transistor.Type: ApplicationFiled: July 24, 2014Publication date: November 13, 2014Inventors: Takanori UEDA, Kazuyuki KOUNO
-
Publication number: 20140332752Abstract: A non-volatile semiconductor memory device includes a plurality of series-coupled fixed resistance elements, a plurality of reference cell transistors, and reference word lines coupled to gates of the reference cell transistors, a first reference data line coupled to one end of a resistance path in which a plurality of fixed resistance elements are arranged, and a second reference data line coupled in common to one ends of the reference cell transistors. The other end of each of the reference cell transistors is coupled to one of coupling points of the fixed resistance elements or the other end of the resistance path.Type: ApplicationFiled: July 24, 2014Publication date: November 13, 2014Inventors: Kazuyuki KOUNO, Takanori UEDA
-
Patent number: 8817515Abstract: Each of m word lines is connected to n memory cells in a corresponding one of rows of m×n memory cells. Each of n bit lines is connected to m memory cells in a corresponding one of columns of m×n memory cells, and each of n source lines is connected to m memory cells in a corresponding one of columns of m×n memory cells. N first switching elements switch connection states between a reference node and the n bit lines, and n second switching elements switch connection states between the reference node and the n source lines. N third switching elements switch connection states between the write driver and the n bit lines, and n fourth switching elements switch connection states between the write driver and the n source lines.Type: GrantFiled: August 1, 2013Date of Patent: August 26, 2014Assignee: Panasonic CorporationInventor: Kazuyuki Kouno
-
Publication number: 20140092665Abstract: A memory cell array includes a plurality of word lines each connected to gates of cell transistors in corresponding ones of a plurality of memory cells, a plurality of first control lines, a plurality of second control lines, a first ground circuit configured to ground the first control lines together in accordance with a first signal, and the first ground circuit includes a plurality of first transistors provided in a one-to-one correspondence with the first control lines, and each including a drain connected to a corresponding one of the first control lines, a first ground line configured to ground sources of the first transistors together, and a first signal line connected to gates of the first transistors to feed the first signal to the gates.Type: ApplicationFiled: December 6, 2013Publication date: April 3, 2014Applicant: PANASONIC CORPORATIONInventors: Takanori UEDA, Kazuyuki KOUNO
-
Patent number: 8681565Abstract: A main bit line is disposed between a reference main bit line and core main bit lines. A selection transistor disposed between a sub bit line connected to a cell and the main bit line can switch between a conductive state and a non-conductive state independently of other selection transistors. A dummy main bit line can be set to ground potential by a shield grounding section, and can be used as a shield line of the reference main bit line.Type: GrantFiled: December 10, 2012Date of Patent: March 25, 2014Assignee: Panasonic CorporationInventors: Takanori Ueda, Masayoshi Nakayama, Kazuyuki Kouno
-
Publication number: 20130314969Abstract: Each of m word lines is connected to n memory cells in a corresponding one of rows of m×n memory cells. Each of n bit lines is connected to m memory cells in a corresponding one of columns of m×n memory cells, and each of n source lines is connected to m memory cells in a corresponding one of columns of m×n memory cells. N first switching elements switch connection states between a reference node and the n bit lines, and n second switching elements switch connection states between the reference node and the n source lines. N third switching elements switch connection states between the write driver and the n bit lines, and n fourth switching elements switch connection states between the write driver and the n source lines.Type: ApplicationFiled: August 1, 2013Publication date: November 28, 2013Applicant: PANASONIC CORPORATIONInventor: Kazuyuki KOUNO
-
Publication number: 20120268995Abstract: A memory cell array including non-volatile memory cells is divided into a first block including a non-volatile memory cell for accumulating a degradation over time and a second block including a non-volatile memory cell for storing data. A word line select circuit and a bit line select circuit select a first word line and a first bit line connected to the second block to access the non-volatile memory cell for storing data of the second block, and selects a second word line or a second bit line connected to the first block to apply a stress voltage to the non-volatile memory cell for accumulating the degradation over time of the first block, thereby automatically detecting ambient temperature and storing accumulated stress.Type: ApplicationFiled: June 27, 2012Publication date: October 25, 2012Applicant: Panasonic CorporationInventors: Akira SUGIMOTO, Satoshi Mishima, Masahiro Toki, Kazuyuki Kouno, Hirohito Kikukawa, Toshio Mukunoki
-
Patent number: 8204659Abstract: An engine start control system for starting the engine of a hybrid vehicle operated in an EV drive mode. The system responds quickly to an acceleration request while limiting unpleasant deceleration sensations. The hybrid vehicle has a first clutch disposed between the engine and motor/generator. An electric drive mode exists in which the first clutch is disengaged and the driving torque is provided only by the motor/generator, and a hybrid drive mode exists in which the first clutch is engaged and the driving torque is provided by both the engine and motor/generator. The system uses an engine start shift pattern that is high-geared as compared with a normal shift pattern. Shift control of the transmission is performed using the engine start shift pattern when an engine start request arises. The engine is started by controlling the engagement of the first clutch after performing the shift control.Type: GrantFiled: February 20, 2008Date of Patent: June 19, 2012Assignee: Nissan Motor Co., Ltd.Inventors: Kazuyuki Kouno, Tomoyuki Kodawara
-
Patent number: 8014202Abstract: In a non-volatile semiconductor memory device, variations in voltage applied to a bit line when an erase voltage applying step is repeatedly executed are suppressed, thereby reducing variations in Vt after erasure. A memory array includes memory cells arranged in an array, a plurality of word lines, and a plurality of bit lines and main bit lines. The memory array also includes a usable region which can store data and an isolation region which cannot store data. Each bit line provided in the usable region is connected via a select transistor to the corresponding main bit line. At least one main bit line is connected not only to a bit line of the usable region, but also to a bit line of the isolation region via a select transistor.Type: GrantFiled: June 23, 2009Date of Patent: September 6, 2011Assignee: Panasonic CorporationInventors: Masayoshi Nakayama, Kazuyuki Kouno, Reiji Mochida, Hoshihide Haruyama
-
Patent number: 7974138Abstract: A semiconductor memory device includes a selector line selection circuit for selecting, in a read operation, a selector line for connecting a first main bit line connected to the sense amplifier with a sub-bit line to which the memory cell being read is connected, a selector line for connecting the first main bit line with a sub-bit line of at least one sector different from the sector to which the memory cell being read belongs, a selector line for connecting a second main bit line connected to the sense amplifier with a sub-bit line to which the reference cell is connected, and a selector line for connecting the second main bit line with a sub-bit line of at least one sector different from the sector to which the memory cell being read belongs.Type: GrantFiled: June 25, 2009Date of Patent: July 5, 2011Assignee: Panasonic CorporationInventor: Kazuyuki Kouno
-
Patent number: 7924627Abstract: In a semiconductor memory device, a voltage rise due to IR-DROP is suppressed which occurs when a ground voltage is applied to a memory cell during a program operation. Discharge transistors are provided between the ground and bit lines connected to the source and drain of the memory cell. The discharge transistors receive mutually independent discharge control signals which are generated and outputted from a DS decoder driver at the respective gates thereof. To the bit line which applies the ground voltage to the memory cell, the ground voltage can be set using the discharge transistor.Type: GrantFiled: June 22, 2009Date of Patent: April 12, 2011Assignee: Panasonic CorporationInventors: Kazuyuki Kouno, Hoshihide Haruyama, Masayoshi Nakayama, Reiji Mochida
-
Patent number: 7874956Abstract: A hybrid-vehicle engine start controlling apparatus includes an engine, a motor connected to a vehicle driving shaft, a first engaging element provided between the engine and the motor for connecting and disconnecting the engine and the motor and engine start control means. The engine start controlling means is configured to start the engine by increasing a driving torque of the motor and increasing a transmission torque capacity of the first engaging element so as to increase a rotation speed of the engine by the driving torque of the motor in a state in which the engine is stopped and the first engaging element is released. The engine start controlling means includes a first engaging phase for increasing the transmission torque capacity of the first engaging element at a first velocity, and a second engaging phase for changing the transmission torque capacity at a second velocity lower than the first velocity.Type: GrantFiled: May 23, 2007Date of Patent: January 25, 2011Assignee: Nissan Motor Co., Ltd.Inventor: Kazuyuki Kouno
-
Patent number: 7784575Abstract: A hybrid vehicle drive control system is configured to perform engine startup when switching from an electric drive mode to a hybrid drive mode, without creating a sense of output torque loss. In particular, a controller selectively controls a first clutch disposed between the engine and the motor/generator and a second clutch disposed between the motor/generator and a drive wheel to switch between an electric drive mode in which the first clutch is released and the second clutch is engaged, and a hybrid drive mode in which both the first and second clutches are engaged. The controller sets the second torque transfer capacity to a value that is more than zero and less than the target motor/generator torque of the motor/generator when switching from the electric drive mode to the hybrid drive mode and when starting the engine.Type: GrantFiled: November 6, 2006Date of Patent: August 31, 2010Assignee: Nissan Motor Co., Ltd.Inventors: Tsuyoshi Yamanaka, Kazuyuki Kouno, Munetoshi Ueno, Tadashi Okuda, Shinichiro Joe, Taiichi Onoyama, Terumasa Hidaka, Haruhisa Tsuchikawa, Ken Ito, Kazutaka Adachi
-
Publication number: 20100027366Abstract: In a semiconductor memory device, a voltage rise due to IR-DROP is suppressed which occurs when a ground voltage is applied to a memory cell during a program operation. Discharge transistors are provided between the ground and bit lines connected to the source and drain of the memory cell. The discharge transistors receive mutually independent discharge control signals which are generated and outputted from a DS decoder driver at the respective gates thereof. To the bit line which applies the ground voltage to the memory cell, the ground voltage can be set using the discharge transistor.Type: ApplicationFiled: June 22, 2009Publication date: February 4, 2010Inventors: Kazuyuki KOUNO, Hoshihide Haruyama, Masayoshi Nakayama, Reiji Mochida
-
Publication number: 20100027352Abstract: In a non-volatile semiconductor memory device, variations in voltage applied to a bit line when an erase voltage applying step is repeatedly executed are suppressed, thereby reducing variations in Vt after erasure. A memory array includes memory cells arranged in an array, a plurality of word lines, and a plurality of bit lines and main bit lines. The memory array also includes a usable region which can store data and an isolation region which cannot store data. Each bit line provided in the usable region is connected via a select transistor to the corresponding main bit line. At least one main bit line is connected not only to a bit line of the usable region, but also to a bit line of the isolation region via a select transistor.Type: ApplicationFiled: June 23, 2009Publication date: February 4, 2010Inventors: Masayoshi NAKAYAMA, Kazuyuki Kouno, Reiji Mochida, Hoshihide Haruyama
-
Publication number: 20100027344Abstract: A drain voltage generator circuit includes a first switching element coupled between a first power supply voltage and an output end of the drain voltage generator circuit, a second switching element coupled in parallel to the first switching element and having a smaller current capability than that of the first switching element, and a control circuit for turning ON the second switching element and then the first switching element, and generates a voltage to supply to a drain of a memory cell. A source of the memory cell is set to be floated or grounded by a transistor.Type: ApplicationFiled: July 28, 2009Publication date: February 4, 2010Inventors: Reiji MOCHIDA, Yasuhiro TOMITA, Kazuyuki KOUNO, Hoshihide HARUYAMA, Masayoshi NAKAYAMA
-
Patent number: 7623372Abstract: A nonvolatile semiconductor memory according to the invention includes a memory cell array comprised of a multivalued memory cell for storing data on a plurality of pages, a data processing circuit for carrying out a read operation for reading data from the memory cell array and a programming operation for writing the data to the memory cell array on a page unit, and a control circuit for controlling an operation of the data processing circuit, the control circuit changing an assignment of data corresponding to a threshold voltage distribution of the multivalued memory cell depending on order of a page over which the programming operation is to be carried out in such a manner that the programming operation is executed by a transition of a threshold voltage of the multivalued memory cell in a positive direction.Type: GrantFiled: November 7, 2006Date of Patent: November 24, 2009Assignee: Panasonic CorporationInventor: Kazuyuki Kouno
-
Publication number: 20090257293Abstract: A semiconductor memory device includes a selector line selection circuit for selecting, in a read operation, a selector line for connecting a first main bit line connected to the sense amplifier with a sub-bit line to which the memory cell being read is connected, a selector line for connecting the first main bit line with a sub-bit line of at least one sector different from the sector to which the memory cell being read belongs, a selector line for connecting a second main bit line connected to the sense amplifier with a sub-bit line to which the reference cell is connected, and a selector line for connecting the second main bit line with a sub-bit line of at least one sector different from the sector to which the memory cell being read belongs.Type: ApplicationFiled: June 25, 2009Publication date: October 15, 2009Applicant: PANASONIC CORPORATIONInventor: Kazuyuki KOUNO
-
Patent number: 7564726Abstract: A semiconductor memory device includes a selector line selection circuit for selecting, in a read operation, a selector line for connecting a first main bit line connected to the sense amplifier with a sub-bit line to which the memory cell being read is connected, a selector line for connecting the first main bit line with a sub-bit line of at least one sector different from the sector to which the memory cell being read belongs, a selector line for connecting a second main bit line connected to the sense amplifier with a sub-bit line to which the reference cell is connected, and a selector line for connecting the second main bit line with a sub-bit line of at least one sector different from the sector to which the memory cell being read belongs.Type: GrantFiled: August 9, 2007Date of Patent: July 21, 2009Assignee: Panasonic CorporationInventor: Kazuyuki Kouno