Patents by Inventor Kenichi Hidaka
Kenichi Hidaka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8530949Abstract: An antifuse whose internal written information cannot be analyzed even by utilizing methods to determine whether there is a charge-up in the electrodes. The antifuse includes a gate insulation film, a gate electrode, and a first diffusion layer. A second diffusion layer is isolated from the first diffusion layer by way of a device isolator film, and is the same conduction type as the first diffusion layer. The gate wiring is formed as one integrated piece with the gate electrode, and extends over the device isolator film. A common contact couples the gate wiring to the second diffusion layer. The gate electrode is comprised of semiconductor material such as polysilicon that is doped with impurities of the same conduction type as the first diffusion layer. The second diffusion layer is coupled only to the common contact.Type: GrantFiled: September 30, 2011Date of Patent: September 10, 2013Assignee: Renesas Electronics CorporationInventors: Takuji Onuma, Kenichi Hidaka, Hiromichi Takaoka, Yoshitaka Kubota, Hiroshi Tsuda, Kiyokazu Ishige
-
Patent number: 8519508Abstract: A semiconductor device has a conventional NMOS transistor and an NMOS transistor functioning as an anti-fuse element and having an n type channel region. The conventional NMOS transistor is equipped with an n type extension region and a p type pocket region, while the anti-fuse element is not equipped with an extension region and a pocket region. This makes it possible to improve the performance of the transistor and at the same time improve the characteristics of the anti-fuse element after breakdown of its gate dielectric film.Type: GrantFiled: November 3, 2010Date of Patent: August 27, 2013Assignee: Renesas Electronics CorporationInventors: Yoshitaka Kubota, Hiroshi Tsuda, Kenichi Hidaka, Takuji Onuma, Hiromichi Takaoka
-
Publication number: 20130058150Abstract: The present invention provides an OTP memory having higher confidentiality. A memory cell has a memory transistor forming a current path between first and second nodes, a selection transistor forming a current path between third and fourth nodes, the third node being coupled to the gate of the memory transistor via a line, and a capacitor coupled to the first node. By applying high voltage which does not break but deteriorates a gate oxide film and increases gate leak current to a memory transistor, data is written. Data can be read by the presence/absence of leak of charges accumulated in the capacitor. Since the position of deterioration in the gate oxide film cannot be discriminated by a physical analysis, confidentiality is high.Type: ApplicationFiled: August 14, 2012Publication date: March 7, 2013Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Kenichi HIDAKA, Yoshitaka KUBOTA
-
Publication number: 20130033921Abstract: A semiconductor device using resistive random access memory (ReRAM) elements and having improved tamper resistance is provided. The semiconductor device is provided with a unit cell which stores one bit of cell data and a control circuit. The unit cell includes n ReRAM elements (n being an integer of 2 or larger). At least one of the ReRAM elements is an effective element where the cell data is recorded. In reading the cell data, the control circuit at least selects the effective element and reads data recorded thereon as the cell data.Type: ApplicationFiled: August 3, 2012Publication date: February 7, 2013Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Hiroshi TSUDA, Yoshitaka KUBOTA, Kenichi HIDAKA, Hiromichi TAKAOKA
-
Publication number: 20120080736Abstract: An antifuse whose internal written information cannot be analyzed even by utilizing methods to determine whether there is a charge-up in the electrodes. The antifuse includes a gate insulation film, a gate electrode, and a first diffusion layer. A second diffusion layer is isolated from the first diffusion layer by way of a device isolator film, and is the same conduction type as the first diffusion layer. The gate wiring is formed as one integrated piece with the gate electrode, and extends over the device isolator film. A common contact couples the gate wiring to the second diffusion layer. The gate electrode is comprised of semiconductor material such as polysilicon that is doped with impurities of the same conduction type as the first diffusion layer. The second diffusion layer is coupled only to the common contact.Type: ApplicationFiled: September 30, 2011Publication date: April 5, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Takuji ONUMA, Kenichi HIDAKA, Hiromichi TAKAOKA, Yoshitaka KUBOTA, Hiroshi TSUDA, Kiyokazu ISHIGE
-
Publication number: 20120044741Abstract: A first semiconductor device is formed over a substrate and includes a first insulation film, a first electrode, and a first diffusion layer. A second semiconductor device is formed over a substrate and includes a second insulation film, a second electrode, and a second diffusion layer. The second electrode is coupled to the first electrode. A control transistor allows one of a source and a drain to be coupled to the first electrode and the second electrode, allows the other one of the source and the drain to be coupled to a bit line, and allows a gate electrode to be coupled to a word line. A first potential control line is coupled to the first diffusion layer and controls a potential of the first diffusion layer. A second potential control line is coupled to the second diffusion layer and controls a potential of the second diffusion layer.Type: ApplicationFiled: June 24, 2011Publication date: February 23, 2012Applicant: Renesas Electronics CorporationInventors: Hiromichi Takaoka, Kenichi Hidaka, Hiroshi Tsuda, Kiyokazu Ishige, Yoshitaka Kubota, Takuji Onuma
-
Publication number: 20120026810Abstract: An antifuse comprised of an NMOS transistor or an NMOS capacitor includes a first terminal coupled to a gate electrode, a second terminal coupled to a diffusion layer, and a gate insulating film interposed between the gate electrode and the diffusion layer. A programming circuit includes a first programming circuit which has first current drive capability and which performs first programming operation and a second programming circuit which has second current drive capability larger than the first current drive capability and which performs second programming operation to follow the first programming operation. In the first programming operation, the first programming circuit breaks down the gate insulating film by applying a first programming voltage between the first terminal and the second terminal. In the second programming operation, the second programming circuit applies a second programming voltage lower than the first programming voltage between the first terminal and the second terminal.Type: ApplicationFiled: July 28, 2011Publication date: February 2, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Takuji ONUMA, Kenichi HIDAKA, Hiromichi TAKAOKA, Yoshitaka KUBOTA, Hiroshi TSUDA
-
Publication number: 20110122672Abstract: A non-volatile semiconductor memory device having a memory cell in which operating potentials are few and the scale of the peripheral circuitry is reduced includes a select transistor having a source/drain on both sides of a channel of a semiconductor substrate and having a gate electrode disposed on the channel via a thick gate insulating film; an element isolation region formed on the semiconductor substrate in an area adjacent to the select transistor; an antifuse adjacent to the element isolation region, having a lower electrode formed on the semiconductor substrate and having an upper electrode disposed on the semiconductor substrate in an area between the element isolation region and lower electrode via a thin gate insulating film; and a connection contact electrically connecting the source and upper electrode and contacting the source and the upper electrode.Type: ApplicationFiled: January 26, 2011Publication date: May 26, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Noriaki Kodama, Kenichi Hidaka, Hiroyuki Kobatake, Takuji Onuma
-
Publication number: 20110108923Abstract: A semiconductor device has a conventional NMOS transistor and an NMOS transistor functioning as an anti-fuse element and having an n type channel region. The conventional NMOS transistor is equipped with an n type extension region and a p type pocket region, while the anti-fuse element is not equipped with an extension region and a pocket region. This makes it possible to improve the performance of the transistor and at the same time improve the characteristics of the anti-fuse element after breakdown of its gate dielectric film.Type: ApplicationFiled: November 3, 2010Publication date: May 12, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Yoshitaka KUBOTA, Hiroshi TSUDA, Kenichi HIDAKA, Takuji ONUMA, Hiromichi TAKAOKA
-
Patent number: 7838961Abstract: A semiconductor device includes a semiconductor substrate having trenches extending thereinto. A trench type insulating film fills the trenches. The trench type insulating film includes a first and second insulating film and is laminated in a portion of the trenches.Type: GrantFiled: May 17, 2007Date of Patent: November 23, 2010Assignee: Nec Electronics CorporationInventors: Kenji Saitou, Kenichi Hidaka
-
Patent number: 7626855Abstract: Obtained is a highly-reliable non-volatile memory without increasing the area of a memory cell or adding a step to a CMOS process. The non-volatile memory includes an SRAM cell configured of 6 MOS transistors, a first word line electrically connected to the gate of a first transfer MOS transistor, and a second word line electrically connected to the gate of a second transfer MOS transistor. During a write operation of a first PMOS transistor, a drive circuit applies a positive voltage whose absolute value is not larger than a junction breakdown voltage to an n-type well as well as the sources of first and second PMOS transistors, concurrently applying the positive voltage to the first word line and a ground voltage to the second word line and a first data line.Type: GrantFiled: August 21, 2007Date of Patent: December 1, 2009Assignee: NEC Electronics CorporationInventors: Noriaki Kodama, Kenichi Hidaka
-
Publication number: 20090184350Abstract: A non-volatile semiconductor memory device having a memory cell in which operating potentials are few and the scale of the peripheral circuitry is reduced includes a select transistor having a source/drain on both sides of a channel of a semiconductor substrate and having a gate electrode disposed on the channel via a thick gate insulating film; an element isolation region formed on the semiconductor substrate in an area adjacent to the select transistor; an antifuse adjacent to the element isolation region, having a lower electrode formed on the semiconductor substrate and having an upper electrode disposed on the semiconductor substrate in an area between the element isolation region and lower electrode via a thin gate insulating film; and a connection contact electrically connecting the source and upper electrode and contacting the source and the upper electrode.Type: ApplicationFiled: January 16, 2009Publication date: July 23, 2009Applicant: NEC Electronics CorporationInventors: Noriaki Kodama, Kenichi Hidaka, Hiroyuki Kobatake, Takuji Onuma
-
Publication number: 20090003081Abstract: The number of process steps for manufacturing a non-volatile memory is reduced while the performance of the non-volatile memory is improved. The non-volatile memory has a memory cell in which first, second and third P-type diffusion regions are formed in an N-type well, a select gate is formed via a select-gate insulating film over a channel between the first and second P-type diffusion regions, and a floating gate is formed via a floating-gate insulating film over a channel between the second and third P-type diffusion regions. The non-volatile memory has a peripheral circuit in which fourth and fifth P-type diffusion regions are formed in an N-type well, and a peripheral-circuit gate is formed via a peripheral-circuit gate insulating film over a channel between the fourth and fifth P-type diffusion regions. The film thickness of the floating-gate insulating film is greater than that of the select-gate insulating film and peripheral-circuit gate insulating film.Type: ApplicationFiled: June 23, 2008Publication date: January 1, 2009Applicant: NEC Electronics CorporationInventors: Kenichi Hidaka, Noriaki Kodama
-
Patent number: 7449393Abstract: In a method of manufacturing a semiconductor device with a shallow trench isolation structure, trenches are formed to extend into a semiconductor substrate. Subsequently, a first insulating film is formed to fill the trenches and to cover a whole surface of the semiconductor substrate, and then a first chemical mechanical polishing (CMP) method is carried out to remove the first insulating film such that the first insulating film is left only in the trenches. Subsequently, a second insulating film is formed to fill the trenches and to cover a whole surface of the semiconductor substrate, and a second CMP method is carried out to remove the second insulating film such that the second insulating film is left only in the trenches.Type: GrantFiled: March 25, 2005Date of Patent: November 11, 2008Assignee: NEC Electronics CorporationInventors: Kenji Saitou, Kenichi Hidaka
-
Patent number: 7425747Abstract: The present invention provides a miniaturized semiconductor device at low-cost having high integration density and for restraining an increase of an insertion loss and a deterioration of an isolation characteristic of a circuit resulting from parasitic inductance of gold wires. The semiconductor device includes a control semiconductor chip, a switch circuit semiconductor chip, a substrate, external terminals, gold wires and MIM capacitors. The control semiconductor chip controls a high frequency signal processing by the switch circuit semiconductor chip 111. The switch circuit semiconductor chip is mounted on the control semiconductor chip and processes the high frequency signal. The control semiconductor chip is mounted on the substrate. The external terminals are interfaces with the outside. The gold wires connect among the control semiconductor chip, the switch circuit semiconductor chip and the external terminals.Type: GrantFiled: August 4, 2004Date of Patent: September 16, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Atsushi Watanabe, Katsushi Tara, Kenichi Hidaka
-
Patent number: 7337547Abstract: A diode logic circuit which can select a high voltage from among the voltages of a number of control voltage input terminals using a number of diodes made of Schottky junctions is integrally formed on a compound semiconductor substrate on which MESFET stages for switching and for securing isolations have been formed. In addition, the MESFET stages for switching are controlled by the voltages of the number of control voltage input terminals and the MESFET stages for securing isolations are controlled by the OR voltage that is outputted from the diode logic circuit.Type: GrantFiled: June 29, 2005Date of Patent: March 4, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Eiji Yasuda, Kenichi Hidaka, Yasuyuki Masumoto, Tadayoshi Nakatsuka, Atsushi Watanabe, Katsushi Tara
-
Publication number: 20080049515Abstract: Obtained is a highly-reliable non-volatile memory without increasing the area of a memory cell or adding a step to a CMOS process. The non-volatile memory includes an SRAM cell configured of 6 MOS transistors, a first word line electrically connected to the gate of a first transfer MOS transistor, and a second word line electrically connected to the gate of a second transfer MOS transistor. During a write operation of a first PMOS transistor, a drive circuit applies a positive voltage whose absolute value is not larger than a junction breakdown voltage to an n-type well as well as the sources of first and second PMOS transistors, concurrently applying the positive voltage to the first word line and a ground voltage to the second word line and a first data line.Type: ApplicationFiled: August 21, 2007Publication date: February 28, 2008Applicant: NEC ELECTRONICS CORPORATIONInventors: Noriaki Kodama, Kenichi Hidaka
-
Publication number: 20070222026Abstract: A semiconductor device includes a semiconductor substrate having trenches extending thereinto. A trench type insulating film fills the trenches. The trench type insulating film includes a first and second insulating film and is laminated in a portion of the trenches.Type: ApplicationFiled: May 17, 2007Publication date: September 27, 2007Applicant: NEC Electronics CorporationInventors: Kenji Saitou, Kenichi Hidaka
-
Patent number: 7250642Abstract: The present invention, which aims to provide a gallium arsenide field-effect transistor that can reduce degradation of field-effect transistor characteristics, and to realize miniaturization of the transistor, includes: a substrate; a mesa which includes a channel layer and is formed on the substrate; a source electrode formed on the mesa; a drain electrode; and a gate electrode, wherein, on the mesa, a top pattern is formed in which finger portions of the source electrode and the drain electrode which are formed in comb-shape are located so as to interdigitate, and a gate electrode is formed between the source electrode and the drain electrode, while common portions, which are base parts of the finger portions of the source and drain electrodes, are formed on the surface of the mesa, and the part located below the straight portion which is parallel to the finger portions of the gate electrode is electrically separated from the part located below a corner portion that connects neighboring straight portions ofType: GrantFiled: July 27, 2005Date of Patent: July 31, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yasuyuki Masumoto, Atsushi Watanabe, Kenichi Hidaka, Eiji Yasuda
-
Publication number: 20070085592Abstract: In a high-frequency switch circuit having a booster circuit and a voltage switch circuit for ON/OFF control of the booster circuit, the voltage switch circuit has a means for gradually dropping the gate input voltage and the drain/source input voltage of a series of FETs over a voltage drop time of 10 ?sec or more at the time of switching from a boosted voltage to a non-boosted voltage.Type: ApplicationFiled: September 11, 2006Publication date: April 19, 2007Inventors: Eiji Yasuda, Tadayoshi Nakatsuka, Toshihiro Shougaki, Kenichi Hidaka, Taketo Kunihisa