Patents by Inventor Kenji Aoyama
Kenji Aoyama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8253199Abstract: A semiconductor memory device has a semiconductor substrate, a plurality of word lines formed on the semiconductor substrate at predetermined intervals, a selecting transistor arranged on each of two sides of each of the plurality of word lines in which a spacing between the selecting transistor and an adjacent one of the word lines is not less than three times a width of each of the word lines, an interlayer insulating film formed to cover upper surfaces of the word lines and selecting transistors, a first cavity portion which is located between each pair of adjacent ones of the word lines and whose upper portion is covered with the interlayer insulating film, a second cavity portion which is formed at a side wall portion of the word line adjacent to each selecting transistor which faces the selecting transistor and whose upper portion is covered with the interlayer insulating film, and a third cavity portion which is formed at a side wall portion of each of the selecting transistors and whose upper portionType: GrantFiled: January 8, 2009Date of Patent: August 28, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Kyoko Ando, Satoshi Nagashima, Kenji Aoyama
-
Patent number: 8253188Abstract: A semiconductor storage device includes a semiconductor substrate, a first insulator, a laminated insulator including a second insulator having fixed charges more than those of the first insulator, a single-layer insulator, memory cells between the semiconductor substrate and the first insulator, each memory cells separated from an adjacent memory cell by a cavity portion and including a tunnel insulator, a charge accumulation layer, an insulator, and a control gate electrode, a first selection gate transistor between the semiconductor substrate and the first insulator, a second selection gate transistor between the semiconductor substrate and the first insulator, between one memory cell and the first selection gate transistor, and in contact with the laminated insulator on a first side face on a memory cell side thereof, and a high-voltage peripheral circuit transistor between the semiconductor substrate and the first insulator, and in contact with the single-layer insulator on a side face thereof.Type: GrantFiled: March 22, 2010Date of Patent: August 28, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Takeshi Kamigaichi, Satoshi Nagashima, Kenji Aoyama
-
Publication number: 20120205609Abstract: According to one embodiment, a memory device includes a lower electrode layer, a nanomaterial assembly layer, a protective layer and an upper electrode layer. The nanomaterial assembly layer is provided on the lower electrode layer and includes a plurality of fine conductors assembled via a gap. The protective layer is provided on the nanomaterial assembly layer, is conductive, is in contact with the fine conductors, and includes an opening. The upper electrode layer is provided on the protective layer and is in contact with the protective layer.Type: ApplicationFiled: September 19, 2011Publication date: August 16, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shigeto OSHINO, Kenji Aoyama, Kazuhiko Yamamoto, Shinichi Nakao, Kei Watanabe, Satoshi Ishikawa
-
Patent number: 8198670Abstract: A nonvolatile semiconductor memory device includes: a multilayer body with a plurality of insulating films and electrode films alternately stacked therein; a plurality of select gate electrodes provided on the multilayer body, extending in one direction orthogonal to a stacking direction of the multilayer body, and spaced from each other; semiconductor pillars penetrating through the multilayer body and the select gate electrodes; and a charge storage film provided between one of the electrode films and one of the semiconductor pillars, two neighboring ones of the semiconductor pillars penetrating through a common one of the select gate electrodes and penetrating through mutually different positions in a width direction of the select gate electrodes.Type: GrantFiled: February 26, 2010Date of Patent: June 12, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Kenji Aoyama
-
Publication number: 20120104352Abstract: According to one embodiment, a memory device includes a nanomaterial assembly layer, a first electrode layer and a second electrode layer. The nanomaterial assembly layer is formed of an assembly of a plurality of micro conductors via gaps between the micro conductors. The first electrode layer is provided on the nanomaterial assembly layer. The second electrode layer is provided on the first electrode layer.Type: ApplicationFiled: March 21, 2011Publication date: May 3, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Kenji AOYAMA, Kazuhiko Yamamoto, Satoshi Ishikawa, Shigeto Oshino
-
Publication number: 20120097914Abstract: According to one embodiment, a memory device includes a selection element layer, a nanomaterial aggregate layer, and a fine particle. The nanomaterial aggregate layer is stacked on the selection element layer. The nanomaterial aggregate layer has a plurality of micro conductive bodies aggregated with an interposed gap. The fine particle has at least a surface made of silicon oxynitride. The fine particle is dispersed between the micro conductive bodies in one portion of the nanomaterial aggregate layer piercing the nanomaterial aggregate layer in a thickness direction.Type: ApplicationFiled: March 18, 2011Publication date: April 26, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Kazuhiko YAMAMOTO, Kenji Aoyama
-
Publication number: 20120064693Abstract: A semiconductor memory device includes a word line interconnect layer having a plurality of word lines extending in a word line direction and a bit line interconnect layer having a plurality of bit lines extending in a bit line direction alternately stacked on a silicon substrate. A variable resistance film is disposed between the word line and the bit line. A first pin diode extending in the word line direction is provided between the word line and the variable resistance film, and a second pin diode extending in the bit line direction is provided between the bit line and the variable resistance film. A region of an upper surface of the pin diode other than an immediately underlying region of the variable resistance film is located lower than the immediately underlying region.Type: ApplicationFiled: October 20, 2011Publication date: March 15, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Kenji Aoyama
-
Publication number: 20120056145Abstract: According to one embodiment, a nonvolatile memory device includes a selection element layer and a nanomaterial aggregate layer. The selection element layer includes silicon. The nanomaterial aggregate layer is stacked on the selection element layer. The nanomaterial aggregate layer includes a plurality of micro conductive bodies and fine particles dispersed in a plurality of gaps between the micro conductive bodies. At least a surface of the fine particle is made of an insulating material other than silicon oxide.Type: ApplicationFiled: February 1, 2011Publication date: March 8, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kenji AOYAMA, Kazuhiko Yamamoto, Satoshi Ishikawa, Shigeto Oshino
-
Publication number: 20120025159Abstract: According to one embodiment, a nonvolatile memory device includes a first conductive member and a second conductive member. The first conductive member extends in a first direction. The second conductive member extends in a second direction intersecting the first direction. A portion of the first conductive member connected to the second conductive member protrudes toward the second conductive member. A resistivity of the first conductive member in the first direction is lower than a resistivity of the first conductive member in a third direction of the protrusion of the first conductive member. A resistance value of the first conductive member in the third direction changes. A resistivity of the second conductive member in the second direction is lower than a resistivity of the second conductive member in the third direction. A resistance value of the second conductive member in the third direction changes.Type: ApplicationFiled: December 20, 2010Publication date: February 2, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Kenji AOYAMA, Kazuhiko Yamamoto
-
Publication number: 20120012916Abstract: A stacked gate nonvolatile semiconductor memory includes at least a memory cell transistor and a selective gate transistor which are formed on a semiconductor substrate. The memory cell transistor includes a floating gate made of a semiconductor material below an interlayer insulating layer and a control gate made of a silicide above the interlayer insulating layer. The selective gate transistor includes a semiconductor layer made of the semiconductor material, a silicide layer made of the silicide and a conductive layer made of a conductive material not subject to silicide process which is formed through the interlayer insulating film so as to electrically connect the semiconductor layer and the silicide layer.Type: ApplicationFiled: September 21, 2011Publication date: January 19, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Kenji Aoyama, Satoshi Nagashima
-
Publication number: 20120012805Abstract: According to one embodiment, a nonvolatile memory device includes a first interconnect, a nanomaterial aggregate layer, and a second interconnect. The nanomaterial aggregate layer is provided on the first interconnect. The nanomaterial aggregate layer includes an aggregation of a plurality of micro conductive bodies. The second interconnect is provided on the nanomaterial aggregate layer. At least a lower portion of the nanomaterial aggregate layer is disposed inside the second interconnect as viewed from above.Type: ApplicationFiled: November 30, 2010Publication date: January 19, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazuhiko YAMAMOTO, Kenji Aoyama
-
Patent number: 8071969Abstract: A semiconductor memory device includes a word line interconnect layer having a plurality of word lines extending in a word line direction and a bit line interconnect layer having a plurality of bit lines extending in a bit line direction alternately stacked on a silicon substrate. A variable resistance film is disposed between the word line and the bit line. A first pin diode extending in the word line direction is provided between the word line and the variable resistance film, and a second pin diode extending in the bit line direction is provided between the bit line and the variable resistance film. A region of an upper surface of the pin diode other than an immediately underlying region of the variable resistance film is located lower than the immediately underlying region.Type: GrantFiled: June 25, 2009Date of Patent: December 6, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Kenji Aoyama
-
Patent number: 8071449Abstract: A semiconductor storage device has a plurality of word lines formed with a predetermined interval on a semiconductor substrate, a selection transistor provided at an end portion of the plurality of word lines, a first insulating film formed so as to cover side surfaces of the word lines, a side surface of the selection transistor, and a surface of the semiconductor substrate between the word lines, a high-permittivity film formed on the first insulation film, a second insulating film formed so as to cover the upper surface of the word lines and the selection transistor, a first air-gap portion located between the word lines and surrounded by the high-permittivity film and the second insulating film, and a second air-gap portion formed via the first insulating film and the high-permittivity film at a sidewall portion, which opposes the selection transistor, of the word line adjacent to the selection transistor, an upper portion of the second air-gap portion being covered by the second insulating film.Type: GrantFiled: December 3, 2010Date of Patent: December 6, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kenji Aoyama, Hisataka Meguro, Satoshi Nagashima
-
Patent number: 8053825Abstract: A stacked gate nonvolatile semiconductor memory includes at least a memory cell transistor and a selective gate transistor which are formed on a semiconductor substrate. The memory cell transistor includes a floating gate made of a semiconductor material below an interlayer insulating layer and a control gate made of a silicide above the interlayer insulating layer. The selective gate transistor includes a semiconductor layer made of the semiconductor material, a silicide layer made of the silicide and a conductive layer made of a conductive material not subject to silicide process which is formed through the interlayer insulating film so as to electrically connect the semiconductor layer and the silicide layer.Type: GrantFiled: October 30, 2007Date of Patent: November 8, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kenji Aoyama, Satoshi Nagashima
-
Publication number: 20110233502Abstract: According to one embodiment, a nonvolatile memory device is provided, which includes a nonvolatile memory element in which an anode, a nonvolatile memory layer formed of a metal oxide film, and a cathode are stacked. The anode is formed of a metal nitride material and includes nitrogen more than a stoichiometric ratio of the metal nitride material. The cathode is formed of a metal material.Type: ApplicationFiled: March 18, 2011Publication date: September 29, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Takashi SHIGEOKA, Tetsuji Kunitake, Hisashi Kato, Kenji Aoyama, Kensuke Takahashi
-
Publication number: 20110233509Abstract: According to one embodiment, a nonvolatile memory device including a nonvolatile memory layer is provided. The nonvolatile memory layer is formed of a metal oxide film that includes an element with a higher electronegativity compared with a metal element forming the metal oxide film in the metal oxide film at a concentration of 25 at % or less.Type: ApplicationFiled: March 21, 2011Publication date: September 29, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Takashi SHIGEOKA, Tetsuji Kunitake, Hisashi Kato, Kenji Aoyama, Kensuke Takahashi
-
Publication number: 20110147822Abstract: A semiconductor memory device has a semiconductor substrate, a plurality of word lines formed at predetermined intervals on the semiconductor substrate, each word line having a gate insulating film, a charge storage layer, a first insulating film, and a controlling gate electrode which are stacked in order, and including a metal oxide layer above the level of the gate insulating film, a second insulating film covering a side of the word line and a surface of the semiconductor substrate between the word lines, and having a film thickness of 15 nm or less, and a third insulating film formed between the word lines adjacent to each other such that a region below the level of the metal oxide layer has a cavity.Type: ApplicationFiled: February 23, 2011Publication date: June 23, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Kenji Aoyama, Eiji Ito, Masahiro Kiyotoshi, Tadashi Iguchi, Moto Yabuki
-
Publication number: 20110097887Abstract: A semiconductor storage device has a plurality of word lines formed with a predetermined interval on a semiconductor substrate, a selection transistor provided at an end portion of the plurality of word lines, a first insulating film formed so as to cover side surfaces of the word lines, a side surface of the selection transistor, and a surface of the semiconductor substrate between the word lines, a high-permittivity film formed on the first insulation film, a second insulating film formed so as to cover the upper surface of the word lines and the selection transistor, a first air-gap portion located between the word lines and surrounded by the high-permittivity film and the second insulating film, and a second air-gap portion formed via the first insulating film and the high-permittivity film at a sidewall portion, which opposes the selection transistor, of the word line adjacent to the selection transistor, an upper portion of the second air-gap portion being covered by the second insulating film.Type: ApplicationFiled: December 3, 2010Publication date: April 28, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Kenji Aoyama, Hisataka Meguro, Satoshi Nagashima
-
Patent number: 7915156Abstract: A semiconductor memory device has a semiconductor substrate, a plurality of word lines formed at predetermined intervals on the semiconductor substrate, each word line having a gate insulating film, a charge storage layer, a first insulating film, and a controlling gate electrode which are stacked in order, and including a metal oxide layer above the level of the gate insulating film, a second insulating film covering a side of the word line and a surface of the semiconductor substrate between the word lines, and having a film thickness of 15 nm or less, and a third insulating film formed between the word lines adjacent to each other such that a region below the level of the metal oxide layer has a cavity.Type: GrantFiled: February 24, 2009Date of Patent: March 29, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kenji Aoyama, Eiji Ito, Masahiro Kiyotoshi, Tadashi Iguchi, Moto Yabuki
-
Patent number: 7868376Abstract: A semiconductor storage device has a plurality of word lines formed with a predetermined interval on a semiconductor substrate, a selection transistor provided at an end portion of the plurality of word lines, a first insulating film formed so as to cover side surfaces of the word lines, a side surface of the selection transistor, and a surface of the semiconductor substrate between the word lines, a high-permittivity film formed on the first insulation film, a second insulating film formed so as to cover the upper surface of the word lines and the selection transistor, a first air-gap portion located between the word lines and surrounded by the high-permittivity film and the second insulating film, and a second air-gap portion formed via the first insulating film and the high-permittivity film at a sidewall portion, which opposes the selection transistor, of the word line adjacent to the selection transistor, an upper portion of the second air-gap portion being covered by the second insulating film.Type: GrantFiled: January 15, 2009Date of Patent: January 11, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kenji Aoyama, Hisataka Meguro, Satoshi Nagashima