Patents by Inventor Kenneth Chun Kuen Cheng
Kenneth Chun Kuen Cheng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230120110Abstract: A method of making a semiconductor component includes forming a lower level including an interconnect structure. The method includes forming an upper level including a first dielectric layer, a second dielectric layer, and a barrier layer arranged between the first and second dielectric layers. The method includes forming a cavity in the upper level such that a portion of the interconnect structure and a portion of the barrier layer are exposed. The method includes forming a barrier material on all surfaces exposed by the formation of the cavity. The method includes removing the barrier material from all substantially horizontal surfaces exposed by the formation of the cavity. The method includes filling the cavity with an interconnect material such that the interconnect material is in direct contact with the interconnect structure and the barrier layer.Type: ApplicationFiled: October 18, 2021Publication date: April 20, 2023Inventors: Koichi Motoyama, CHANRO PARK, Kenneth Chun Kuen Cheng, Chih-Chao Yang
-
Publication number: 20230116440Abstract: An exemplary semiconductor structure includes a substrate defining a first trench; a first refractory metal liner coating the first trench; a heavy metal liner coating the first refractory metal liner; a copper structure filling the first trench over the heavy metal liner; a generally planar capping dielectric layer on top of the substrate and the copper structure; a low-k dielectric layer on top of the capping dielectric layer, wherein the low-k dielectric layer defines a second trench; a second refractory metal liner coating the second trench; a metal line filling the second refractory metal liner; and a metal via protruding from the metal line.Type: ApplicationFiled: October 11, 2021Publication date: April 13, 2023Inventors: Koichi Motoyama, CHANRO PARK, Kenneth Chun Kuen Cheng, Chih-Chao Yang
-
Publication number: 20230110587Abstract: A copper interconnect with self-aligned hourglass-shaped metal cap comprises a plurality of interconnect lines formed in a dielectric layer of a semiconductor device. The copper interconnect further comprises a metal cap formed on top of each interconnect line of the plurality of interconnect lines, where the metal cap is formed with self-aligning concave sides extending from a top surface of the dielectric layer to a top surface of the metal cap.Type: ApplicationFiled: October 11, 2021Publication date: April 13, 2023Inventors: Koichi Motoyama, CHANRO PARK, Kenneth Chun Kuen Cheng, Chih-Chao Yang
-
Publication number: 20230090755Abstract: A dielectric layer is located on top of and in contact with a substrate. A conductive line located within the dialectic layer. A barrier layer on top of an in contact with the dielectric layer. The barrier layer is below the conductive line. A liner layer on top of and in contact with the barrier layer and below and in contact with the conductive line. A metal liner on top of and in contact with the conductive line. A capping layer on top of and in contact with the dielectric layer, the barrier layer, the liner layer, and the metal liner.Type: ApplicationFiled: September 21, 2021Publication date: March 23, 2023Inventors: CHANRO PARK, Koichi Motoyama, Kenneth Chun Kuen Cheng, Chih-Chao Yang
-
Publication number: 20230080438Abstract: An etch stop layer is located on top of a first dielectric layer. A conductive line is located on top of the etch stop layer. A second dielectric layer is located above the first dielectric layer. The second dialect layer is in contact with the first dielectric layer.Type: ApplicationFiled: September 16, 2021Publication date: March 16, 2023Inventors: CHANRO PARK, Koichi Motoyama, Kenneth Chun Kuen Cheng, Chih-Chao Yang
-
Publication number: 20230077760Abstract: Embodiments of the invention include a method for fabricating a semiconductor device and the resulting structure. A high modulus material layer is formed on a conductive stack. A trench is formed that exposes a surface of the liner and filled with metal. The metal is patterned to form interconnect lines and vias. The high modulus material is removed. A conformal layer is formed on exposed surfaces of the stack and the interconnect lines and vias. A low-? dielectric is formed on the conformal layer such that the low-? dielectric is of a height coplanar with the top surface of the vias. The conformal layer is removed from a top surface of the vias. A next level metal layer is formed on the top surface of the vias and low-? dielectric layer such that added vias of the next level metal layer are directly on the top surface of the vias.Type: ApplicationFiled: September 14, 2021Publication date: March 16, 2023Inventors: Koichi Motoyama, Kenneth Chun Kuen Cheng, Chanro Park, Chih-Chao Yang
-
Publication number: 20230072315Abstract: A method of forming interconnects is provided. The method includes forming a plurality of mandrels on an interlayer dielectric (ILD) layer. The method further includes forming sidewall spacers on opposite sides of the each mandrel, wherein a portion of the ILD layer is exposed between adjacent sidewall spacers on adjacent mandrels, and removing the exposed portions of the ILD layer to form a first set of trenches between adjacent sidewall spacers. The method further includes forming a first set of interconnects in the first set of trenches, and removing the mandrels to expose portions of the ILD layer between the sidewall spacers. The method further includes removing the exposed portions of the ILD layer to form a second set of trenches between the sidewall spacers, and forming a second set of interconnects in the second set of trenches.Type: ApplicationFiled: September 8, 2021Publication date: March 9, 2023Inventors: Chanro Park, Kenneth Chun Kuen Cheng, Koichi Motoyama, Kisik Choi
-
Publication number: 20220392838Abstract: A semiconductor structure may include a metal line, a via above and in electrical contact with the metal lines, and a dielectric layer positioned along a top surface of the metal lines. A top surface of the dielectric layer may be below the dome shaped tip of the via. A top portion of the via may include a dome shaped tip. The semiconductor structure may include a liner positioned along the top surface of the dielectric layer and a top surface of the dome shaped tip of the via. The liner may be made of tantalum nitride or titanium nitride. The dielectric layer may be made of a low-k material. The metal line and the via may be made of ruthenium. The metal line may be made of molybdenum.Type: ApplicationFiled: June 3, 2021Publication date: December 8, 2022Inventors: Koichi Motoyama, Kenneth Chun Kuen Cheng, CHANRO PARK, Alexander Reznicek
-
Patent number: 11430690Abstract: A semiconductor structure includes a substrate. A first metallization layer is disposed on the substrate. A second metallization layer is disposed on the first metallization layer and having one or more openings, wherein at least one of the one or more openings is configured to expose a top surface of the first metallization layer. A polymer-adhering liner layer is disposed on sidewalls of the at least one of the one more openings in the second metallization layer. A dielectric polymer is disposed in the at least one of the one or more openings in the second metallization layer and on the polymer-adhering liner layer. The dielectric polymer is configured to seal an air gap in the dielectric polymer.Type: GrantFiled: December 24, 2020Date of Patent: August 30, 2022Assignee: International Business Machines CorporationInventors: Kenneth Chun Kuen Cheng, Koichi Motoyama, Oscar van der Straten, Joseph F. Maniscalco, Chih-Chao Yang
-
Patent number: 11410879Abstract: Integrated chips and methods of forming the same include forming a conductive layer over a lower conductive line. The conductive layer is etched to form a via on the lower conductive line. A first insulating layer is formed around the via. The first insulating layer is etched back to a height below a height of the via. An upper conductive line is formed on the via, making contact with at least a top surface and a side surface of the via.Type: GrantFiled: April 7, 2020Date of Patent: August 9, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chanro Park, Koichi Motoyama, Kenneth Chun Kuen Cheng, Chih-Chao Yang
-
Patent number: 11380641Abstract: A pillar bump structure, and a method for forming the same includes forming, on a semiconductor substrate, a blanket liner followed by a seed layer including a noble metal. A first photoresist layer is formed directly above the seed layer followed by the formation of a first plurality of openings within the photoresist layer. A first conductive material is deposited within each of the first plurality of openings to form first pillar bumps. The first photoresist layer is removed from the semiconductor structure followed by removal of portions of the seed layer extending outward from the first pillar bumps, a portion of the seed layer remains underneath the first pillar bumps.Type: GrantFiled: November 4, 2020Date of Patent: July 5, 2022Assignee: International Business Machines CorporationInventors: Joseph F. Maniscalco, Kenneth Chun Kuen Cheng, Koichi Motoyama, Oscar van der Straten, Alexander Reznicek
-
Publication number: 20220190235Abstract: A memory device, and a method of forming the same, includes a bottom electrode above an electrically conductive structure, the electrically conductive structure is embedded in an interconnect dielectric material. A magnetic tunnel junction stack located above the bottom electrode is formed by a magnetic reference layer above the bottom electrode, a tunnel barrier layer above the magnetic reference layer, and a laterally-recessed magnetic free layer above the tunnel barrier layer. Sidewall spacers surround the laterally-recessed magnetic free layer for confining an active region formed by the laterally-recessed magnetic free and the tunnel barrier layer.Type: ApplicationFiled: December 15, 2020Publication date: June 16, 2022Inventors: Oscar van der Straten, Koichi Motoyama, Kenneth Chun Kuen Cheng, Joseph F. Maniscalco, Chih-Chao Yang
-
Publication number: 20220189826Abstract: A method is presented for back-end-of-the-line (BEOL) metallization with lines formed by subtractive patterning and vias formed by damascene processes. The method includes depositing a dielectric layer over a conductive layer formed over a substrate, forming spacers surrounding mandrel sections formed over the dielectric layer, selectively depositing gap fill material adjacent the spacers, selectively removing the spacers, etching the dielectric layer and the conductive layer to expose a top surface of the substrate, depositing and planarizing an inter-layer dielectric, selectively forming openings in the dielectric layer, and filling the openings with a conductive material to define metal vias.Type: ApplicationFiled: March 7, 2022Publication date: June 16, 2022Inventors: Chanro Park, Kenneth Chun Kuen Cheng, Koichi Motoyama, Brent Anderson, Somnath Ghosh
-
Publication number: 20220139858Abstract: A pillar bump structure, and a method for forming the same includes forming, on a semiconductor substrate, a blanket liner followed by a seed layer including a noble metal. A first photoresist layer is formed directly above the seed layer followed by the formation of a first plurality of openings within the photoresist layer. A first conductive material is deposited within each of the first plurality of openings to form first pillar bumps. The first photoresist layer is removed from the semiconductor structure followed by removal of portions of the seed layer extending outward from the first pillar bumps, a portion of the seed layer remains underneath the first pillar bumps.Type: ApplicationFiled: November 4, 2020Publication date: May 5, 2022Inventors: Joseph F. Maniscalco, Kenneth Chun Kuen Cheng, Koichi Motoyama, Oscar van der Straten, Alexander Reznicek
-
Patent number: 11315872Abstract: Embodiments of the invention include a method for fabricating a semiconductor device and the resulting structure. Mandrels are patterned on a liner, where the liner is located on a semiconductor substrate. Spacers are formed on sidewalls of the mandrels. Dielectric material lines are formed on exposed surfaces of the liner and within a plurality of gaps between the spacers. The mandrels are removed. The at least one of the dielectric material lines are removed from within at least one of the plurality of gaps between the spacers. Conductive metal is formed within each gap. The conductive metal is patterned to form metal interconnect lines and vias. The plurality of spacers and the remaining dielectric material lines are removed.Type: GrantFiled: December 10, 2020Date of Patent: April 26, 2022Assignee: International Business Machines CorporationInventors: Chanro Park, Koichi Motoyama, Kenneth Chun Kuen Cheng, Kisik Choi, Chih-Chao Yang
-
Patent number: 11289375Abstract: Interconnect structures and methods for forming the interconnect structures generally include forming a dielectric layer over a substrate. The dielectric layer includes a dielectric layer top surface. A metal line is formed in the dielectric layer. The metal line includes a sacrificial upper region and a lower region. The sacrificial upper region is formed separately from the lower region and the lower region includes a lower region top surface positioned below the dielectric layer top surface. The sacrificial upper region is removed, thereby exposing the lower region top surface and forming a trench defined by the lower region top surface and sidewalls of the dielectric layer. An interconnect structure is deposited such that at least a portion of the interconnect structure fills the trench, thereby defining a fully aligned top via.Type: GrantFiled: March 23, 2020Date of Patent: March 29, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chanro Park, Kenneth Chun Kuen Cheng, Koichi Motoyama, Chih-Chao Yang
-
Patent number: 11270913Abstract: A method is presented for back-end-of-the-line (BEOL) metallization with lines formed by subtractive patterning and vias formed by damascene processes. The method includes depositing a dielectric layer over a conductive layer formed over a substrate, forming spacers surrounding mandrel sections formed over the dielectric layer, selectively depositing gap fill material adjacent the spacers, selectively removing the spacers, etching the dielectric layer and the conductive layer to expose a top surface of the substrate, depositing and planarizing an interlayer dielectric, selectively forming openings in the dielectric layer, and filling the openings with a conductive material to define metal vias.Type: GrantFiled: April 28, 2020Date of Patent: March 8, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chanro Park, Kenneth Chun Kuen Cheng, Koichi Motoyama, Brent Anderson, Somnath Ghosh
-
Patent number: 11244854Abstract: Dual damascene interconnect structures with fully aligned via integration schemes are formed using different dielectric materials having different physical properties. A low-k dielectric material having good fill capabilities fills nanoscopic trenches in such structures. Another dielectric material forms the remainder of the dielectric portion of the interconnect layer and has good reliability properties, though not necessarily good trench filling capability. The nanoscopic trenches may be filled with a flowable polymer using flowable chemical vapor deposition. A further dielectric layer having good reliability properties is deposited over the metal lines and dual damascene patterned to form interconnect line and via patterns. The patterned dielectric layer is filled with interconnect metal, thereby forming interconnect lines and fully aligned via conductors. The via conductors are electrically connected to previously formed metal lines below.Type: GrantFiled: March 24, 2020Date of Patent: February 8, 2022Assignee: International Business Machines CorporationInventors: Kenneth Chun Kuen Cheng, Koichi Motoyama, Chanro Park, Chih-Chao Yang
-
Patent number: 11244897Abstract: Interconnect structures and methods for forming the interconnect structures generally include a subtractive etching process to form a fully aligned top via and metal line interconnect structure. The interconnect structure includes a top via and a metal line formed of an alternative metal other than copper or tungsten. A conductive etch stop layer is intermediate the top via and the metal line. The top via is fully aligned to the metal line.Type: GrantFiled: April 6, 2020Date of Patent: February 8, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chanro Park, Koichi Motoyama, Kenneth Chun Kuen Cheng, Somnath Ghosh, Chih-Chao Yang
-
Patent number: 11244853Abstract: A dual damascene interconnect structure with a fully aligned via integration scheme is formed with a partially removed etch stop layer. Portions of the etch stop layer are removed prior to dual damascene patterning of an interlevel dielectric layer formed above metal lines and after such patterning. Segments of the etch stop layer remain only around the vias, allowing the overall capacitance of the structure to be reduced.Type: GrantFiled: April 23, 2020Date of Patent: February 8, 2022Assignee: International Business Machines CorporationInventors: Koichi Motoyama, Kenneth Chun Kuen Cheng, Chanro Park, Chih-Chao Yang