Patents by Inventor Kenneth J. Eldredge
Kenneth J. Eldredge has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10403371Abstract: Methods of operating memory include generating a data value indicative of a level of a property sensed from a data line while applying potentials to control gates of memory cells of more than one string of series-connected memory cells connected to that data line. Methods of operating memory further include generating data values indicative of levels of a property sensed from data lines while applying potentials to control gates of memory cells of strings of series-connected memory cells connected to those data lines, performing a logical operation on a set of data values comprising those data values, and determining a potential to be applied to control gates of different memory cells of those strings of series-connected memory cells in response to an output of the logical operation on the set of data values.Type: GrantFiled: June 15, 2018Date of Patent: September 3, 2019Assignee: Micron Technology, Inc.Inventors: Tommaso Vali, Kenneth J. Eldredge, Frankie F. Roohparvar, Luca De Santis
-
Patent number: 10395740Abstract: Memories including a data line, a plurality of strings of series-connected memory cells selectively connected to the data line, a plurality of first access lines each coupled to a control gate of a respective memory cell of each string of series-connected memory cells of the plurality of strings of series-connected memory cells, and a plurality of second access lines each coupled to a control gate of a respective memory cell of a respective string of series-connected memory cells of the plurality of strings of series-connected memory cells, as well as methods of operating similar memories.Type: GrantFiled: June 8, 2018Date of Patent: August 27, 2019Assignee: Micron Technology, Inc.Inventors: Luca De Santis, Tommaso Vali, Kenneth J. Eldredge, Frankie F. Roohparvar
-
Patent number: 10332605Abstract: Methods of operating a memory device include comparing input data to data stored in memory cells coupled to a data line, comparing a representation of a level of current in the data line to a reference, and determining that the input data potentially matches the data stored in the memory cells when the representation of the level of current in the data line is less than the reference. Methods of operating a memory device further include comparing input data to first data and to second data stored in memory cells coupled to a first data line or to a second data line, respectively, comparing representations of the levels of current in the first data line and in the second data line to a first reference and to a different second reference, and deeming one to be a closer match to the input data in response to results of the comparisons.Type: GrantFiled: July 10, 2017Date of Patent: June 25, 2019Assignee: Micron Technology, Inc.Inventors: Kenneth J. Eldredge, Frankie F. Roohparvar, Luca De Santis, Tommaso Vali
-
Patent number: 10261713Abstract: Memory devices, and methods of operating similar memory devices, include an array of memory cells comprising a plurality of access lines each configured for biasing control gates of a respective plurality of memory cells of the array of memory cells, wherein the respective plurality of memory cells for one access line of the plurality of access lines is mutually exclusive from the respective plurality of memory cells for each remaining access line of the plurality of access lines, and a controller having a plurality of selectively-enabled operating modes and configured to selectively operate the memory device using two or more concurrently enabled operating modes of the plurality of selectively-enabled operating modes for access of the array of memory cells, with each of the enabled operating modes of the two of more concurrently enabled operating modes utilizing an assigned respective portion of the array of memory cells.Type: GrantFiled: April 4, 2018Date of Patent: April 16, 2019Assignee: Micron Technology, Inc.Inventors: Frankie F. Roohparvar, Luca De Santis, Tommaso Vali, Kenneth J. Eldredge
-
Publication number: 20190074069Abstract: Methods of operating a memory device include comparing input data to data stored in memory cells coupled to a data line, comparing a representation of a level of current in the data line to a reference, and determining that the input data potentially matches the data stored in the memory cells when the representation of the level of current in the data line is less than the reference. Methods of operating a memory device further include comparing input data to first data and to second data stored in memory cells coupled to a first data line or to a second data line, respectively, comparing representations of the levels of current in the first data line and in the second data line to a first reference and to a different second reference, and deeming one to be a closer match to the input data in response to results of the comparisons.Type: ApplicationFiled: November 5, 2018Publication date: March 7, 2019Applicant: MICRON TECHNOLOGY, INC.Inventors: Kenneth J. Eldredge, Frankie F. Roohparvar, Luca De Santis, Tommaso Vali
-
Publication number: 20190074068Abstract: Methods of operating a memory device include comparing input data to data stored in strings of series-connected memory cells coupled to a data line, generating a respective resistance in series with each string of series-connected memory cells while comparing the plurality of digits of input data to the stored data, comparing a representation of a level of current in the data line to a reference, deeming the input data to match the stored data in response to the representation of the level of current in the data line being less than the reference, and deeming the input data to not match the stored data in response to the representation of the level of current in the data line being greater than the reference.Type: ApplicationFiled: November 5, 2018Publication date: March 7, 2019Applicant: MICRON TECHNOLOGY, INC.Inventors: Kenneth J. Eldredge, Frankie F. Roohparvar, Luca De Santis, Tommaso Vali
-
Publication number: 20190050162Abstract: Memory devices, and methods of operating similar memory devices, include an array of memory cells comprising a plurality of access lines each configured for biasing control gates of a respective plurality of memory cells of the array of memory cells, wherein the respective plurality of memory cells for one access line of the plurality of access lines is mutually exclusive from the respective plurality of memory cells for each remaining access line of the plurality of access lines, and a controller having a plurality of selectively-enabled operating modes and configured to selectively operate the memory device using two or more concurrently enabled operating modes of the plurality of selectively-enabled operating modes for access of the array of memory cells, with each of the enabled operating modes of the two of more concurrently enabled operating modes utilizing an assigned respective portion of the array of memory cells.Type: ApplicationFiled: October 22, 2018Publication date: February 14, 2019Applicant: MICRON TECHNOLOGY, INC.Inventors: Frankie F. Roohparvar, Luca De Santis, Tommaso Vali, Kenneth J. Eldredge
-
Patent number: 10141055Abstract: Methods include receiving a pattern to be searched in a memory having a plurality of sets of memory elements with each set coupled to a separate data line and corresponding to a same set of bit positions of the pattern. Methods further include receiving a pattern of data to be programmed into a memory, programming a first data state into one memory cell of each cell pair of a plurality of cell pairs of a memory array, and programing a second data state into another memory cell of each cell pair of the plurality of cell pairs for each bit position of the pattern. Memory configured to facilitate such methods include a plurality of cell pairs, each cell pair of the plurality of cell pairs programmed to store a same bit of data corresponding to a particular bit position of a pattern to be searched in the memory.Type: GrantFiled: December 14, 2017Date of Patent: November 27, 2018Assignee: Micron Technology, Inc.Inventors: Luca De Santis, Tommaso Vali, Kenneth J. Eldredge, Vishal Sarin
-
Publication number: 20180322922Abstract: Methods include receiving a pattern to be searched in a memory having a plurality of sets of memory elements with each set coupled to a separate data line and corresponding to a same set of bit positions of the pattern. Methods further include receiving a pattern of data to be programmed into a memory, programming a first data state into one memory cell of each cell pair of a plurality of cell pairs of a memory array, and programing a second data state into another memory cell of each cell pair of the plurality of cell pairs for each bit position of the pattern. Memory configured to facilitate such methods include a plurality of cell pairs, each cell pair of the plurality of cell pairs programmed to store a same bit of data corresponding to a particular bit position of a pattern to be searched in the memory.Type: ApplicationFiled: June 27, 2018Publication date: November 8, 2018Applicant: MICRON TECHNOLOGY, INC.Inventors: Luca De Santis, Tommaso Vali, Kenneth J. Eldredge, Vishal Sarin
-
Publication number: 20180294032Abstract: Memories including a data line, a plurality of strings of series-connected memory cells selectively connected to the data line, a plurality of first access lines each coupled to a control gate of a respective memory cell of each string of series-connected memory cells of the plurality of strings of series-connected memory cells, and a plurality of second access lines each coupled to a control gate of a respective memory cell of a respective string of series-connected memory cells of the plurality of strings of series-connected memory cells, as well as methods of operating similar memories.Type: ApplicationFiled: June 8, 2018Publication date: October 11, 2018Applicant: MICRON TECHNOLOGY, INC.Inventors: Luca De Santis, Tommaso Vali, Kenneth J. Eldredge, Frankie F. Roohparvar
-
Publication number: 20180294035Abstract: Methods of operating memory include generating a data value indicative of a level of a property sensed from a data line while applying potentials to control gates of memory cells of more than one string of series-connected memory cells connected to that data line. Methods of operating memory further include generating data values indicative of levels of a property sensed from data lines while applying potentials to control gates of memory cells of strings of series-connected memory cells connected to those data lines, performing a logical operation on a set of data values comprising those data values, and determining a potential to be applied to control gates of different memory cells of those strings of series-connected memory cells in response to an output of the logical operation on the set of data values.Type: ApplicationFiled: June 15, 2018Publication date: October 11, 2018Applicant: MICRON TECHNOLOGY, INC.Inventors: Tommasso Vali, Kenneth J. Eldredge, Frankie F. Roohparvar, Luca De Santis
-
Patent number: 10068653Abstract: Methods of operating memory include generating a data value indicative of a level of a property sensed from a data line while applying potentials to control gates of memory cells of more than one string of series-connected memory cells connected to that data line. Methods of operating memory further include generating data values indicative of levels of a property sensed from data lines while applying potentials to control gates of memory cells of strings of series-connected memory cells connected to those data lines, performing a logical operation on a set of data values comprising those data values, and determining a potential to be applied to control gates of different memory cells of those strings of series-connected memory cells in response to an output of the logical operation on the set of data values.Type: GrantFiled: August 19, 2016Date of Patent: September 4, 2018Assignee: Micron Technology, Inc.Inventors: Tommaso Vali, Kenneth J. Eldredge, Frankie F. Roohparvar, Luca De Santis
-
Publication number: 20180225056Abstract: Memory devices, and methods of operating similar memory devices, include an array of memory cells comprising a plurality of access lines each configured for biasing control gates of a respective plurality of memory cells of the array of memory cells, wherein the respective plurality of memory cells for one access line of the plurality of access lines is mutually exclusive from the respective plurality of memory cells for each remaining access line of the plurality of access lines, and a controller having a plurality of selectively-enabled operating modes and configured to selectively operate the memory device using two or more concurrently enabled operating modes of the plurality of selectively-enabled operating modes for access of the array of memory cells, with each of the enabled operating modes of the two of more concurrently enabled operating modes utilizing an assigned respective portion of the array of memory cells.Type: ApplicationFiled: April 4, 2018Publication date: August 9, 2018Applicant: MICRON TECHNOLOGY, INC.Inventors: Frankie F. Roohparvar, Luca De Santis, Tommaso Vali, Kenneth J. Eldredge
-
Patent number: 10020058Abstract: Methods for operating a memory, and memory configured to perform similar methods, include programming a first series string of memory cells of a first group of memory cells such that pairs of complementary memory cells have complementary states to provide a first minterm, the first minterm comprising a plurality of first variables wherein each variable is enabled responsive to a state of its respective memory cell, and programming a second series string of memory cells of a second group of memory cells such that pairs of complementary memory cells have complementary states to provide a second minterm, the second minterm comprising the first minterm that is enabled responsive to the state of its respective memory cell, the second minterm further comprising a plurality of second variables that are each enabled responsive to the state of their respective memory cell.Type: GrantFiled: August 30, 2017Date of Patent: July 10, 2018Assignee: Micron Technology, Inc.Inventors: Luca De Santis, Tommaso Vali, Kenneth J. Eldredge, Frankie F. Roohparvar
-
Patent number: 9965208Abstract: Configurable operating mode memory devices are disclosed. In at least one embodiment, a memory device is configurable into one or more operating modes. An array of memory cells can be allocated into one or more partitions where each partition is associated only with a particular mode of operation. In at least one other embodiment, a memory device is configured to store user data in a portion of a memory array and to store data corresponding to a logical function associated with a different operating mode of the memory device in a different portion of the memory array.Type: GrantFiled: February 22, 2013Date of Patent: May 8, 2018Assignee: Micron Technology, Inc.Inventors: Frankie F. Roohparvar, Luca De Santis, Tommaso Vali, Kenneth J. Eldredge
-
Publication number: 20180108415Abstract: Methods include receiving a pattern to be searched in a memory having a plurality of sets of memory elements with each set coupled to a separate data line and corresponding to a same set of bit positions of the pattern. Methods further include receiving a pattern of data to be programmed into a memory, programming a first data state into one memory cell of each cell pair of a plurality of cell pairs of a memory array, and programing a second data state into another memory cell of each cell pair of the plurality of cell pairs for each bit position of the pattern. Memory configured to facilitate such methods include a plurality of cell pairs, each cell pair of the plurality of cell pairs programmed to store a same bit of data corresponding to a particular bit position of a pattern to be searched in the memory.Type: ApplicationFiled: December 14, 2017Publication date: April 19, 2018Applicant: MICRON TECHNOLOGY, INC.Inventors: Luca De Santis, Tommaso Vali, Kenneth J. Eldredge, Vishal Sarin
-
Patent number: 9875799Abstract: Memories having a plurality of cell pairs, where each cell pair of the plurality of cell pairs is programmed to store a same bit of data corresponding to a particular bit position of a pattern to be searched in a memory are useful in mitigating match errors, such as in a CAM (Content Addressable Memory) memory device.Type: GrantFiled: January 8, 2016Date of Patent: January 23, 2018Assignee: Micron Technology, Inc.Inventors: Luca De Santis, Tommaso Vali, Kenneth J. Eldredge, Vishal Sarin
-
Publication number: 20170365342Abstract: Methods for operating a memory, and memory configured to perform similar methods, include programming a first series string of memory cells of a first group of memory cells such that pairs of complementary memory cells have complementary states to provide a first minterm, the first minterm comprising a plurality of first variables wherein each variable is enabled responsive to a state of its respective memory cell, and programming a second series string of memory cells of a second group of memory cells such that pairs of complementary memory cells have complementary states to provide a second minterm, the second minterm comprising the first minterm that is enabled responsive to the state of its respective memory cell, the second minterm further comprising a plurality of second variables that are each enabled responsive to the state of their respective memory cell.Type: ApplicationFiled: August 30, 2017Publication date: December 21, 2017Applicant: MICRON TECHNOLOGY, INC.Inventors: Luca De Santis, Tommaso Vali, Kenneth J. Eldredge, Frankie F. Roohparvar
-
Publication number: 20170309341Abstract: Methods of operating a memory device include comparing input data to data stored in memory cells coupled to a data line, comparing a representation of a level of current in the data line to a reference, and determining that the input data potentially matches the data stored in the memory cells when the representation of the level of current in the data line is less than the reference. Methods of operating a memory device further include comparing input data to first data and to second data stored in memory cells coupled to a first data line or to a second data line, respectively, comparing representations of the levels of current in the first data line and in the second data line to a first reference and to a different second reference, and deeming one to be a closer match to the input data in response to results of the comparisons.Type: ApplicationFiled: July 10, 2017Publication date: October 26, 2017Applicant: MICRON TECHNOLOGY, INC.Inventors: Kenneth J. Eldredge, Frankie F. Roohparvar, Luca De Santis, Tommaso Vali
-
Patent number: 9773558Abstract: Methods for operating memory cells include applying a respective minterm, comprising a plurality of variables, to control gates of series strings of memory cells, each series string programmed as a plurality of pairs of complementary memory cells such that certain ones of the plurality of variables are enabled, and logically combining each of the minterms into a logic function output. Memories include a plurality of memory cells configured in series strings of memory cells, wherein each series string of memory cells is configured to provide a minterm comprising a plurality of variables, each variable enabled responsive to a state of an associated, respective memory cell.Type: GrantFiled: April 19, 2016Date of Patent: September 26, 2017Assignee: Micron Technology, Inc.Inventors: Luca De Santis, Tommaso Vali, Kenneth J. Eldredge, Frankie F. Roohparvar