Patents by Inventor Kirk Prall
Kirk Prall has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20010006240Abstract: A method is provided for forming a contact in an integrated circuit by chemical vapor deposition (CVD). In one embodiment, a titanium precursor and a silicon precursor are contacted in the presence of hydrogen, to form titanium silicide. In another embodiment, a titanium precursor contacts silicon to form to form titanium silicide.Type: ApplicationFiled: February 21, 2001Publication date: July 5, 2001Applicant: Micron Technology Inc.Inventors: Trung T. Doan, Gurtej Singh Sandhu, Kirk Prall, Sujit Sharan
-
Patent number: 6255693Abstract: A method and apparatus for performing multiple implantations in a semiconductor wafer is used to set variable implantation waveforms. An implanter is used, which allows for setting of variable waveforms, corresponding to energy, beam current, and angle, used for implantation. At least one of a ramping voltage, a ramping beam current source, and a programmable motor mechanically connected to a wafer table is used to obtain the variable waveforms. Using the implanter and method of the invention, detailed doping profiles are created using only a single implant. Such detailed doping profiles are used to create high gradient retrograde wells, and transistors with punch-through suppression implants and channel implants with controlled dopant gradients.Type: GrantFiled: March 1, 1999Date of Patent: July 3, 2001Assignee: Micron Technology, Inc.Inventors: Kirk Prall, Alan R. Reinberg
-
Patent number: 6255216Abstract: Methods arc provided for forming a contact in an integrated circuit by chemical vapor deposition (CVD). The methods include forming titanium silicide in the contact. One method includes forming titanium silicide by combining a titanium precursor in the presence of hydrogen, H2. Another method includes forming titanium silicide by combining titanium tetrachloride, TiCl4, in the presence of hydrogen. A further method includes forming titanium silicide by combining tetradimethyl amino titanium, Ti(N(CH3)2)4, in the presence of hydrogen. The methods may further include forming titanium in the contact.Type: GrantFiled: August 19, 1999Date of Patent: July 3, 2001Assignee: Micron Technology, Inc.Inventors: Trung T. Doan, Gurtej Singh Sandhu, Kirk Prall, Sujit Sharan
-
Patent number: 6255209Abstract: Methods are provided for forming a contact in an integrated circuit by chemical vapor deposition (CVD). The methods include forming titanium in the contact. One method includes forming titanium by combining a titanium precursor in the presence of hydrogen, H2. Another method includes forming titanium by combining titanium tetrachloride, TiCl4, in the presence of hydrogen. A further method includes forming titanium by combining tetradimethyl amino titanium, Ti(N(CH3)2)4, in the presence of hydrogen.Type: GrantFiled: August 19, 1999Date of Patent: July 3, 2001Assignee: Micron Technology, Inc.Inventors: Trung T. Doan, Gurtej Singh Sandhu, Kirk Prall, Sujit Sharan
-
Patent number: 6229148Abstract: A method and apparatus for performing multiple implantations in a semiconductor wafer is used to set variable implantation waveforms. An implanter is used, which allows for setting of variable waveforms, corresponding to energy, beam current, and angle, used for implantation. At least one of a ramping voltage, a ramping beam current source, and a programmable motor mechanically connected to a wafer table is used to obtain the variable waveforms. Using the implanter and method of the invention, detailed doping profiles are created using only a single implant. Such detailed doping profiles are used to create high gradient retrograde wells, and transistors with punch-through suppression implants and channel implants with controlled dopant gradients.Type: GrantFiled: August 11, 1997Date of Patent: May 8, 2001Assignee: Micron Technology, Inc.Inventors: Kirk Prall, Alan R. Reinberg
-
Patent number: 6207571Abstract: In accordance with the present invention, there is provided a method for fabricating a contact on an integrated circuit, such as a DRAM. The method includes the following steps. A gate stack is formed on the integrated circuit. A spacer is formed on sidewalls of the gate stack. An insulating film is formed on the integrated circuit. The insulating film is planarized. Finally, a gate contact opening is formed through the planarized insulating film. In one embodiment, the gate contact opening is formed by removing the insulator, spacer and insulating film by etching. In this embodiment, the insulator, spacer and insulating film are etched at substantially similar rates. As a result, the integrated circuit is tolerant of mask misalignments, and does not over-etch field oxide or create silicon nitride slivers. In another embodiment, the planarizing step is performed with chemical mechanical planarization to form a substantially flat topography on the surface of the integrated circuit.Type: GrantFiled: February 29, 2000Date of Patent: March 27, 2001Assignee: Micron Technology, Inc.Inventors: Werner Juengling, Kirk Prall, Trung T. Doan, Guy T. Blalock, David Dickerson, David S. Becker
-
Patent number: 6208033Abstract: Apparatus having titanium silicide and titanium formed by chemical vapor deposition (CVD) in a contact. The chemical vapor deposition includes forming titanium silicide and/or titanium by combining a titanium precursor in the presence of hydrogen, H2. The chemical vapor deposition may further include forming titanium silicide and/or titanium by combining titanium tetrachloride, TiCl4, in the presence of hydrogen. The chemical vapor deposition may further include forming titanium silicide and/or by combining tetradimethyl amino titanium, Ti(N(CH3)2)4, in the presence of hydrogen. For production of titanium silicide, reaction of the titanium precursor may occur with a silicon precursor or a silicon source occurring as part of the contact. Use of a silicon precursor reduces depletion of a silicon base layer in the contact.Type: GrantFiled: August 19, 1999Date of Patent: March 27, 2001Assignee: Micron Technology Inc.Inventors: Trung T. Doan, Gurtej Singh Sandhu, Kirk Prall, Sujit Sharan
-
Patent number: 6181594Abstract: The present invention is directed to a memory cell which comprises a storage node, a switching device for controlling access to the storage node, and a diode between the switching device and the storage node. A method for controlling charge transfer to and from a storage node through a switching device is also disclosed.Type: GrantFiled: October 25, 1999Date of Patent: January 30, 2001Assignee: Micron Technology, Inc.Inventors: Zhiqiang (Jeff) Wu, Randhir P S Thakur, Alan Reinberg, Kirk Prall
-
Patent number: 6171943Abstract: A method is provided for forming a contact in an integrated circuit by chemical vapor deposition (CVD). In one embodiment, a titanium precursor and a silicon precursor are contacted in the presence of hydrogen, to form titanium silicide. In another embodiment, a titanium precursor contacts silicon to form to form titanium silicide.Type: GrantFiled: August 19, 1999Date of Patent: January 9, 2001Assignee: Micron, Technology, Inc.Inventors: Trung T. Doan, Gurtej Singh Sandhu, Kirk Prall, Sujit Sharan
-
Patent number: 6160277Abstract: A method of forming a field effect transistor relative to a semiconductor substrate, where the transistor has a gate which defines a resultant lateral expense of semiconductive material therebeneath for provision of a transistor channel region, includes a) providing a conductive gate layer over a semiconductor substrate; b) patterning the conductive gate layer into a first gate block, the first gate block having a first lateral expanse which is greater than the resultant lateral expanse; c) providing an insulating dielectric layer over the first gate block; d) providing a patterned layer of photoresist over the first gate block and the insulating dielectric layer, the patterned photoresist comprising a photoresist block positioned over and within the first lateral expanse of the first gate block; e) with the patterned photoresist in place, etching the insulating dielectric layer selectively relative to the first gate block; f) after etching the insulating dielectric layer and with the patterned photoresist inType: GrantFiled: March 19, 1999Date of Patent: December 12, 2000Assignee: Micron Technology, Inc.Inventor: Kirk Prall
-
Patent number: 6157566Abstract: The present invention is directed to a memory cell which comprises a storage node, a switching device for controlling access to the storage node, and a diode between the switching device and the storage node. A method for controlling charge transfer to and from a storage node through a switching device is also disclosed.Type: GrantFiled: April 14, 2000Date of Patent: December 5, 2000Assignee: Micron Technology, Inc.Inventors: Zhiqiang Wu, Randhir P S Thakur, Alan Reinberg, Kirk Prall
-
Patent number: 6157565Abstract: The present invention is directed to a memory cell which comprises a storage node, a switching device for controlling access to the storage node, and a diode between the switching device and the storage node. A method for controlling charge transfer to and from a storage node through a switching device is also disclosed.Type: GrantFiled: September 15, 1999Date of Patent: December 5, 2000Assignee: Micron Technology, Inc.Inventors: Zhiqiang (Jeff) Wu, Randhir PS Thakur, Alan Reinberg, Kirk Prall
-
Patent number: 6150204Abstract: In one aspect of the invention, a semiconductor processing method includes: a) providing a semiconductor substrate; b) defining a first conductivity type region and a second conductivity type region of the semiconductor substrate; c) providing a first transistor gate over the first type region which defines a first source area and a first drain area operatively adjacent thereto; d) providing a second transistor gate over the second type region which defines a second source area and a second drain area operatively adjacent thereto; and e) blanket implanting a conductivity enhancing dopant of the second conductivity type through the first source and drain areas of the first conductivity region and the second source and drain areas of the second conductivity region to provide second conductivity type regular LDD implant regions within the substrate operatively adjacent the first transistor gate and to provide second conductivity type halo implant regions within the substrate operatively adjacent the second transType: GrantFiled: November 16, 1998Date of Patent: November 21, 2000Assignee: Micron Technology, Inc.Inventors: Aftab Ahmad, Kirk Prall
-
Patent number: 6130137Abstract: A method of forming a resistor from semiconductive material includes, a) providing a substrate; b) providing a layer of semiconductive material over the substrate; c) providing a pair of openings into the semiconductive material layer; d) plugging the pair of openings with an electrically conductive material to define a pair of electrically conductive pillars within the semiconductive material, the pair of pillars having semiconductive material extending therebetween to provide a resistor construction; and e) providing a conductive node to each of the electrically conductive pillars.Type: GrantFiled: October 13, 1998Date of Patent: October 10, 2000Assignee: Micron Technology, Inc.Inventors: Kirk Prall, Pierre C. Fazan, Aftab Ahmad, Howard E. Rhodes, Werner Juengling, Pai-Hung Pan, Tyler Lowrey
-
Patent number: 6083799Abstract: A method of forming a field effect transistor relative to a semiconductor substrate, where the transistor has a gate which defines a resultant lateral expanse of semiconductive material therebeneath for provision of a transistor channel region, includes a) providing a conductive gate layer over a semiconductor substrate; b) patterning the conductive gate layer into a first gate block, the first gate block having a first lateral expanse which is greater than the resultant lateral expanse; c) providing an insulating dielectric layer over the first gate block; d) providing a patterned layer of photoresist over the first gate block and the insulating dielectric layer, the patterned photoresist comprising a photoresist block positioned over and within the first lateral expanse of the first gate block; e) with the patterned photoresist in place, etching the insulating dielectric layer selectively relative to the first gate block; f) after etching the insulating dielectric layer and with the patterned photoresist inType: GrantFiled: February 9, 1998Date of Patent: July 4, 2000Assignee: Micron Technology, Inc.Inventor: Kirk Prall
-
Patent number: 6080675Abstract: A method for manufacturing a semiconductor device on a wafer that has a substrate with a front side and a backside, and an accumulation of waste matter on the backside of the substrate. In a method of the invention, a covet layer is deposited over the front side in a normal coating step of a process for fabricating a component on the wafer. The cover layer provides material used in the process for fabricating the component on the front side of the wafer and creates a barrier over the front side. The waste matter is removed from the backside of the wafer by etching the waste matter from the backside of the wafer with a suitable etchant, or by planarizing the backside of the wafer with a chemical-mechanical planarization ("CMP") process. During the removal step, the cover layer protects the front side and any device features on the front side from being damaged while the waste matter is removed from the backside of the wafer.Type: GrantFiled: June 25, 1999Date of Patent: June 27, 2000Assignee: Micron Technology, Inc.Inventors: Kirk Prall, Guy Blalock
-
Patent number: 6080672Abstract: In accordance with the present invention, there is provided a method for fabricating a contact on an integrated circuit, such as a DRAM. The method includes the following steps. A gate stack is formed on the integrated circuit. A spacer is formed on sidewalls of the gate stack. An insulating film is formed on the integrated circuit. The insulating film is planarized. Finally, a gate contact opening is formed through the planarized insulating film. In one embodiment, the gate contact opening is formed by removing the insulator, spacer and insulating film by etching. In this embodiment, the insulator, spacer and insulating film are etched at substantially similar rates. As a result, the integrated circuit is tolerant of mask misalignments, and does not over-etch field oxide or create silicon nitride slivers. In another embodiment, the planarizing step is performed with chemical mechanical planarization to form a substantially flat topography on the surface of the integrated circuit.Type: GrantFiled: August 20, 1997Date of Patent: June 27, 2000Assignee: Micron Technology, Inc.Inventors: Werner Juengling, Kirk Prall, Trung T. Doan, Guy T. Blalock, David Dickerson, David S. Becker
-
Patent number: 6067680Abstract: A semiconductor processing method of forming a conductively doped semiconductive material plug within a contact opening includes, a) providing a node location and a plug molding layer outwardly thereof; b) providing a contact opening through the plug molding layer to the node location; c) providing a first layer of semiconductive material over the molding layer to within the contact opening, the first layer thickness being less than one-half the contact opening width to leave a first remaining opening, the first layer having an average conductivity enhancing dopant concentration from 0 atoms/cm.sup.3 to about 5.times.10.sup.18 atoms/cm.sup.3 ; d) after providing the first layer, increasing the average conductivity enhancing dopant concentration of the first layer to greater than or equal to about 1.times.10.sup.19 atoms/cm.sup.Type: GrantFiled: April 29, 1998Date of Patent: May 30, 2000Assignee: Micron Technology, Inc.Inventors: Pai-Hung Pan, Sujit Sharan, Kirk Prall
-
Patent number: 6066559Abstract: A method of forming a connection is comprised of the steps of depositing a lower conductor. A dielectric layer is deposited on the lower conductor, with the dielectric layer having a lower surface adjacent to the lower conductor, and having an upper surface. An opening extending between the upper surface and the lower surface of the dielectric layer is formed. A conductive plug is deposited within the opening, with the plug having an upper surface proximate the upper surface of the dielectric layer. The upper surface has an edge where the upper surface of the plug is adjacent to the dielectric layer. A recess is formed proximate to the edge of the upper surface of the plug, the recess extending into both the plug and the dielectric layer. Finally, an upper conductor is deposited on the upper surface of the dielectric layer and the upper surface of the plug. A connection thus formed is also disclosed.Type: GrantFiled: December 4, 1997Date of Patent: May 23, 2000Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, Guy Blalock, Kirk Prall
-
Patent number: 6060783Abstract: Within an integrated circuit, a contact plug with a height not extending above the level of the gate/wordline nitride is nonetheless provided with a relatively large contact area or landing pad, significantly larger than the source/drain region to which the contact plug is electrically connected. Methods for producing the inventive contact plug include (1) use of a nitride facet etch, either (a) during a nitride spacer formation etch or (b) during a BPSG etch; (2) using at least one of (a) an isotropic photoresist etch or partial descum to narrow BPSG spacers above the gate/wordline nitride, and (b) a nitride step etch to etch the shoulder area of the gate/wordline nitride exposed by a BPSG etch; and (3) polishing a BPSG layer down to the top of a gate/wordline nitride before any doped polysilicon plug fill, masking for BPSG etch and performing a BPSG etch, etching the photoresist layer through a partial descum, and etching the shoulder area of the gate/wordline nitride exposed thereby.Type: GrantFiled: January 6, 1999Date of Patent: May 9, 2000Assignee: Micron Technology, IncInventors: Werner Juengling, Kirk Prall, Gordon Haller, David Keller, Tyler Lowrey