Patents by Inventor Krisztian Flautner
Krisztian Flautner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7310755Abstract: An integrated circuit having a plurality of processing stages includes a low power mode controller operable to control the integrated circuit to switch between an operational mode and a standby mode. At least one of the processing stages has a non-delayed latch to capture a non-delayed value of an output signal from that processing stage and a delayed latch operable during the operational mode to capture a delayed value of the same signal. A difference between these two captured signals is indicative of the processing operation not being completed at the time the non-delayed signal was captured. The delayed latch is operable during the standby mode to retain the signal it captured whilst the non-delayed latch is powered down and loses its value. The delayed latch is formed to have a lower power consumption than the non-delayed latch.Type: GrantFiled: February 18, 2004Date of Patent: December 18, 2007Assignees: ARM Limited, University of MichiganInventors: Trevor Nigel Mudge, Todd Michael Austin, David Theodore Blaauw, Krisztian Flautner
-
Publication number: 20070288798Abstract: An integrated circuit includes a plurality of processing stages each including processing logic 2, a non-delayed latch 4, a delayed latch 8 and a comparator 6. The non-delayed latch 4 captures an output from the processing logic 2 at a non-delayed capture time. At a later delayed capture time, the delayed latch 8 also captures a value from the processing logic 2. The comparator 6 compares these values and if they are not equal this indicates that the non-delayed value was captured too soon and should be replaced by the delayed value. The non-delayed value is passed to the subsequent processing stage immediately following its capture and accordingly error recovery mechanisms are used to suppress the erroneous processing which has occurred by the subsequent processing stages, such as gating the clock and allowing the correct signal values to propagate through the subsequent processing logic before restarting the clock.Type: ApplicationFiled: August 16, 2007Publication date: December 13, 2007Applicants: ARM Limited, University of MichiganInventors: Krisztian Flautner, Todd Austin, David Blaauw, Trevor Mudge
-
Publication number: 20070266385Abstract: A performance range of a processor in a data processing apparatus is dynamically varied by recalculating at least one performance-range limit in dependence upon a quality of service value for a give processing task. The processor performance level is varied by selecting from a plurality of possible performance levels of a performance range having the performance-range limit.Type: ApplicationFiled: May 11, 2006Publication date: November 15, 2007Applicant: ARM LimitedInventors: Krisztian Flautner, Catalin Marinas
-
Publication number: 20070255516Abstract: Voltage-binning of individual integrated circuits is achieved by operating those integrated circuits at a plurality of required clock frequencies and for each of those frequencies determining the minimum supply voltage level which produces a pass result for a series of applied test vectors.Type: ApplicationFiled: July 2, 2007Publication date: November 1, 2007Applicant: ARM LimitedInventors: Dipesh Patel, Krisztian Flautner
-
Publication number: 20070239969Abstract: There is provided an apparatus for processing data under control of a program having program instructions and subgraph suggestion information identifying respective sequences of program instructions corresponding to computational subgraphs identified within said program, said apparatus comprising: a memory operable to store a program formed of separate program instructions; processing logic operable to execute respective separate program instructions from said program; and accelerator logic operable in response to reaching an execution point within said program associated with a subgraph suggestion to execute a sequence of program instructions corresponding to said subgraph suggestion as an accelerated operation instead of executing said sequence of program instructions as respective separate program instructions with said processing logic.Type: ApplicationFiled: June 5, 2007Publication date: October 11, 2007Applicants: ARM Limited, University of MichiganInventors: Stuart Biles, Krisztian Flautner, Scott Mahlke, Nathan Clark
-
Patent number: 7278080Abstract: An integrated circuit includes a plurality of processing stages each including processing logic 2, a non-delayed latch 4, a delayed latch 8 and a comparator 6. The non-delayed latch 4 captures an output from the processing logic 2 at a non-delayed capture time. At a later delayed capture time, the delayed latch 8 also captures a value from the processing logic 2. The comparator 6 compares these values and if they are not equal this indicates that the non-delayed value was captured too soon and should be replaced by the delayed value. The non-delayed value is passed to the subsequent processing stage immediately following its capture and accordingly error recovery mechanisms are used to suppress the erroneous processing which has occurred by the subsequent processing stages, such as gating the clock and allowing the correct signal values to propagate through the subsequent processing logic before restarting the clock.Type: GrantFiled: March 20, 2003Date of Patent: October 2, 2007Assignees: ARM Limited, University of MichiganInventors: Krisztian Flautner, Todd Michael Austin, David Theodore Blaauw, Trevor Nigel Mudge
-
Publication number: 20070220235Abstract: An integrated circuit 2 includes a configurable accelerator 14. An instruction identifier 22 identifies subgraphs of program instructions which are capable of being performed as combined complex operations by the configurable accelerator 14. The subgraph identifier 22 reorders the sequence of fetched instructions to enable larger subgraphs of program instructions to be formed for acceleration and uses a postpone buffer 24 to store any postponed instructions which have been pushed later in the instruction stream by the reordering action of the subgraph identifier 22.Type: ApplicationFiled: March 15, 2006Publication date: September 20, 2007Applicant: ARM LimitedInventors: Sami Yehia, Krisztian Flautner
-
Patent number: 7260694Abstract: A memory circuit for use in a data processing circuit is described, in which memory cells have at least two states, each state being determined by both a first voltage level corresponding to a first supply line and a second voltage level corresponding to a second supply line. The memory circuit comprises a readable state in which information stored in a memory cell is readable and an unreadable state in which information stored in said memory cell is reliably retained but unreadable. Changing the first voltage level but keeping the second voltage level substantially constant effects a transition between the readable state and the unreadable state. In use, the static power consumption of the memory cell in the unreadable state is less than static power consumption of the memory cell in the readable state.Type: GrantFiled: September 26, 2006Date of Patent: August 21, 2007Assignees: ARM Limited, University of MichiganInventors: Krisztian Flautner, Trevor N. Mudge
-
Patent number: 7194385Abstract: A target processor performance level is calculated from a utilisation history of a processor in performance of a plurality of processing tasks. The method comprises calculating a task work value indicating processor utilisation in performing a given processing task within a predetermined task time-interval and calculating a target processor performance level in dependence upon the task work value.Type: GrantFiled: October 20, 2003Date of Patent: March 20, 2007Assignees: ARM Limited, University of MichiganInventors: Krisztian Flautner, Trevor Nigel Mudge
-
Publication number: 20070022260Abstract: A memory circuit for use in a data processing circuit is described, in which memory cells have at least two states, each state being determined by both a first voltage level corresponding to a first supply line and a second voltage level corresponding to a second supply line. The memory circuit comprises a readable state in which information stored in a memory cell is readable and an unreadable state in which information stored in said memory cell is reliably retained but unreadable. Changing the first voltage level but keeping the second voltage level substantially constant effects a transition between the readable state and the unreadable state. In use, the static power consumption of the memory cell in the unreadable state is less than static power consumption of the memory cell in the readable state.Type: ApplicationFiled: September 26, 2006Publication date: January 25, 2007Applicants: ARM Limited, University of MichiganInventors: Krisztian Flautner, Trevor Mudge
-
Publication number: 20070011476Abstract: Performance level selection is carried out by calculating a plurality of performance requests using a plurality of performance request calculating algorithms, combining those different performance requests to form a global performance request and then selecting a performance level in dependence upon the global performance level request. The performance request calculating algorithms can be arranged in a hierarchy with their performance requests evaluated in a sequence starting from the least dominant position in the hierarchy and moving through to the most dominant position in the hierarchy. Commands may accompany each performance level request to specify how it should be combined with other performance level requests.Type: ApplicationFiled: September 13, 2006Publication date: January 11, 2007Applicants: ARM Limited, University of MichiganInventors: Krisztian Flautner, Trevor Mudge
-
Systematic and random error detection and recovery within processing stages of an integrated circuit
Patent number: 7162661Abstract: An integrated circuit includes a plurality of processing stages each including processing logic 1014, a non-delayed signal-capture element 1016, a delayed signal-capture element 1018 and a comparator 1024. The non-delayed signal-capture element 1016 captures an output from the processing logic 1014 at a non-delayed capture time. At a later delayed capture time, the delayed signal-capture element 1018 also captures a value from the processing logic 1014. An error detection circuit 1026 and error correction circuit 1028 detect and correct random errors in the delayed value and supplies an error-checked delayed value to the comparator 1024. The comparator 1024 compares the error-checked delayed value and the non-delayed value and if they are not equal this indicates that the non-delayed value was captured too soon and should be replaced by the error-checked delayed value.Type: GrantFiled: February 18, 2004Date of Patent: January 9, 2007Assignees: ARM Limited, University of MichiganInventors: Trevor Nigel Mudge, Todd Michael Austin, David Theodore Blaauw, Krisztian Flautner -
Patent number: 7142996Abstract: Voltage-binning of individual integrated circuits is achieved by operating those integrated circuits at a plurality of required clock frequencies and for each of those frequencies determining the minimum supply voltage level which produces a pass result for a series of applied test vectors.Type: GrantFiled: August 6, 2004Date of Patent: November 28, 2006Assignee: ARM LimitedInventors: Dipesh Ishwerbhai Patel, Krisztian Flautner
-
Publication number: 20060253666Abstract: A memory circuit for use in a data processing circuit is described, in which memory cells have at least two states, each state being determined by both a first voltage level corresponding to a first supply line and a second voltage level corresponding to a second supply line. The memory circuit comprises a readable state in which information stored in a memory cell is readable and an unreadable state in which information stored in said memory cell is reliably retained but unreadable. Changing the first voltage level but keeping the second voltage level substantially constant effects a transition between the readable state and the unreadable state. In use, the static power consumption of the memory cell in the unreadable state is less than static power consumption of the memory cell in the readable state.Type: ApplicationFiled: February 14, 2006Publication date: November 9, 2006Applicants: ARM Limited, University of MichiganInventors: Krisztian Flautner, David Blaauw, Trevor Mudge, Nam Kim, Steven Martin
-
Patent number: 7134031Abstract: A multi-processing system 2 measures the degree of parallelism achieved in executing program instructions and uses this to dynamically control the clock speeds and supply voltage levels applied to different processor cores 4, 6 so as to reduce the overall amount of energy consumed by matching the processing performance achieved to the clock speeds and voltage levels used.Type: GrantFiled: August 4, 2003Date of Patent: November 7, 2006Assignee: ARM LimitedInventor: Krisztian Flautner
-
Patent number: 7131015Abstract: Performance level selection is carried out by calculating a plurality of performance requests using a plurality of performance request calculating algorithms, combining those different performance requests to form a global performance request and then selecting a performance level in dependence upon the global performance level request. The performance request calculating algorithms can be arranged in a hierarchy with their performance requests evaluated in a sequence starting from the least dominant position in the hierarchy and moving through to the most dominant position in the hierarchy. Commands may accompany each performance level request to specify how it should be combined with other performance level requests.Type: GrantFiled: October 20, 2003Date of Patent: October 31, 2006Assignees: ARM Limited, University of MichiganInventors: Krisztian Flautner, Trevor Nigel Mudge
-
Publication number: 20060242436Abstract: Power management control software including power management policies is provided with those policies divided into observation code 18, 20, 22 and response code 26, 28, 30. When predetermined execution points 10, 12 within the operating system 2 are reached registered observation code 18, 20 for those execution points 10, 12 is triggered to be executed and serves to store event data within an event data store 24. At another time independent of the execution points 10, 12, the response code 26, 28, 30 is executed to read the event data from the event data store 24 and generate power control predictions and control signals therefrom.Type: ApplicationFiled: April 25, 2005Publication date: October 26, 2006Applicant: ARM LIMITEDInventors: Adrian Peirson, Catalin Marinas, James Mcniven, Krisztian Flautner
-
Publication number: 20060200699Abstract: An integrated circuit 2 has a specified range of runtime-variable operating parameters. Data processing circuits 4 within the integrated circuit 2 have associated error detection and error repair mechanisms 6. When operating within a narrow typical-case range of runtime-variable operating parameters the data processing circuits 4 operate correctly and substantially without error. When operating outside of this typical-case range but inside the specified range of permitted values for the run-time variable operating parameters, then the error detection and error repair circuit 6 operate to repair the errors which occur.Type: ApplicationFiled: December 13, 2005Publication date: September 7, 2006Applicants: ARM Limited, The Regents of the University of MichiganInventors: Krisztian Flautner, David Bull, Todd Austin, David Blaauw, Trevor Mudge
-
Publication number: 20060184330Abstract: Voltage-binning of individual integrated circuits is achieved by operating those integrated circuits at a plurality of required clock frequencies and for each of those frequencies determining the minimum supply voltage level which produces a pass result for a series of applied test vectors.Type: ApplicationFiled: April 18, 2006Publication date: August 17, 2006Applicant: ARM LimitedInventors: Dipesh Patel, Krisztian Flautner
-
Patent number: 7072229Abstract: There is provided a memory for storing data comprising: a fast data reading mechanism operable to read a data value from said memory to generate a fast read result that is output from said memory for further processing; a slow data reading mechanism operable to read said data value from said memory to generate a slow read result available after said fast read result has been output for further processing, said slow data reading mechanism being less prone to error in reading said data value than said fast data reading mechanism; a comparator operable to compare said fast read result and said slow read result to detect if said fast read result differs from said slow read result; and error repair logic operable if said comparator detects that said fast read result differs from said slow read result to suppress said further processing using said fast read result, to output said slow read result in place of said fast read result and to restart said further processing based upon said slow read result.Type: GrantFiled: June 13, 2005Date of Patent: July 4, 2006Assignees: ARM Limited, The Regents of the University of MichiganInventors: Todd Michael Austin, David Theodore Blaauw, Trevor Nigel Mudge, Dennis Michael Sylvester, Krisztian Flautner