Patents by Inventor Kuo-Ching Hsu
Kuo-Ching Hsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12354884Abstract: A packaging substrate fabrication process is provided. A substrate plate including through-plate metal via structures is provided. At least one interconnect-level structure may be formed by performing a unit sequence of processing steps that includes: a metal seed deposition step; a first masking step; a first electroplating step that forms metal lines; a second masking step; a second electroplating step that forms metal via structures; a seed layer etch step; a dielectric material deposition step that forms a dielectric material layer; and a planarization step that removes portions of the dielectric material layer that are more distal from the substrate plate than distal horizontal surfaces of the metal via structures. Laser drilling processing steps are not necessary during manufacture of the packaging substrate.Type: GrantFiled: July 13, 2022Date of Patent: July 8, 2025Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Kuo-Ching Hsu, Shyue-Ter Leu
-
Publication number: 20250210484Abstract: A package substrate includes a dielectric layer structure including a first dielectric layer and a second dielectric layer, a plurality of bonding pads located at a lower surface of the first dielectric layer, a plurality of metal pillars located on an upper surface of the second dielectric layer, and a metal interconnect structure extending from the plurality of bonding pads to the plurality of metal pillars and including a plurality of first metal vias in the first dielectric layer and a plurality of second metal vias in the second dielectric layer, wherein the plurality of first metal vias and the plurality of second metal vias have a cross-sectional diameter that decreases in a direction from the second dielectric layer to the first dielectric layer.Type: ApplicationFiled: December 22, 2023Publication date: June 26, 2025Inventors: Chia-Jen Cheng, Kuo-Ching Hsu, Mirng-Ji Lii
-
Publication number: 20250118695Abstract: A package component includes an insulating substrate, a semiconductor structure, a first conductive line and a conductive pad. The semiconductor structure is disposed in the insulating substrate and separated from the insulating substrate. The first conductive line is disposed on a first side of the insulating substrate. The conductive pad is disposed on a first side of the semiconductor structure. The first conductive line and the conductive pad include a same material. A surface roughness of the conductive pad is greater than a surface roughness of the first conductive line.Type: ApplicationFiled: October 10, 2023Publication date: April 10, 2025Inventors: MING-WEI PENG, HUNG EN HSU, KUO-CHING HSU
-
Publication number: 20250105115Abstract: A semiconductor structure includes a conductive bump disposed between a substrate and a board; an isolation member disposed over the board and surrounding the conductive bump and the substrate; a metallic member disposed between the isolation member and the conductive bump; and a solder disposed between the substrate and the board and configured to attach the metallic member to the substrate and the board. A method of manufacturing a semiconductor structure includes disposing a first solder on a first surface of a substrate; disposing a metallic member to the first surface of the substrate by the first solder; disposing a second solder on a board; and bonding the metallic member to the board by the second solder.Type: ApplicationFiled: September 22, 2023Publication date: March 27, 2025Inventors: Chia-Jen Cheng, Kuo-Ching Hsu
-
Publication number: 20250079242Abstract: Methods and pad structures to test via accuracy are provided. A method according to the present disclosure includes forming a first pad and a second pad on a device component, wherein the second pad includes a via landing area and a clearance opening, providing a core substrate that includes a cavity, placing the device component in the cavity, forming a build-up film over the device component and the core substrate, forming a first contact via extending through the build-up film to contact the landing area and a second contact via extending through build-up film and the clearance opening, and performing a continuity test to determine whether the second contact via is in contact with the second pad.Type: ApplicationFiled: September 1, 2023Publication date: March 6, 2025Inventors: Wei-Hsuen Lee, Hung En Hsu, Kuo-Ching Hsu
-
Publication number: 20250079327Abstract: Semiconductor package and method of manufacturing are presented herein. In an embodiment, a device is provided that includes a first semiconductor component embedded in a first core substrate, a first redistribution layer on a first side of the first core substrate, a second redistribution layer on a second side of the first core substrate opposite the first side, a first resin film over the second redistribution layer, a second semiconductor component embedded in a second core substrate, a third redistribution layer on a third side of the second core substrate, wherein the third redistribution layer is bonded to the second redistribution layer by the first resin film, a fourth redistribution layer on a fourth side of the second core substrate opposite the third side, and a through hole via extending through the first redistribution layer, the first core substrate, the second redistribution layer, the third redistribution layer, the second core substrate, and the fourth redistribution layer.Type: ApplicationFiled: August 30, 2023Publication date: March 6, 2025Inventors: Yu-Huan Chen, Kai-Yi Tang, Kuo-Ching Hsu
-
Publication number: 20240387192Abstract: A chip package structure is provided. The chip package structure includes a wiring substrate having a pad and a conductive adhesive layer over the pad and having a first inner wall, a second inner wall, a first sidewall, and a second sidewall. The first inner wall and the second inner wall face each other, and the first sidewall and the second sidewall are opposite to each other. The chip package structure also includes a nickel layer over the conductive adhesive layer, and the nickel layer covers the first inner wall, the second inner wall, the first sidewall, and the second sidewall of the conductive adhesive layer. The chip package structure further includes a chip over the wiring substrate and a conductive bump connected between the nickel layer and the chip.Type: ApplicationFiled: July 30, 2024Publication date: November 21, 2024Inventors: Kuo-Ching HSU, Yu-Huan CHEN, Chen-Shien CHEN
-
Publication number: 20240387296Abstract: Methods of conducting electrical tests on semiconductor packages are provided. A method according to the present disclosure includes forming a build-up structure that includes a plurality of metal layers embedded a plurality of dielectric layers, forming a core structure that embeds a passive device, performing a first electrical test on the build-up structure, performing a second electrical test on the core structure, and after performing the first electrical test and the second electrical test, bonding the build-up structure to the core structure.Type: ApplicationFiled: August 25, 2023Publication date: November 21, 2024Inventors: Ya Huei Lee, Ping Tai Chen, Kuo-Ching Hsu
-
Publication number: 20240379584Abstract: A semiconductor package includes a first die having a first substrate, an interconnect structure overlying the first substrate and having multiple metal layers with vias connecting the multiple metal layers, a seal ring structure overlying the first substrate and along a periphery of the first substrate, the seal ring structure having multiple metal layers with vias connecting the multiple metal layers, the seal ring structure having a topmost metal layer, the topmost metal layer being the metal layer of the seal ring structure that is furthest from the first substrate, the topmost metal layer of the seal ring structure having an inner metal structure and an outer metal structure, and a polymer layer over the seal ring structure, the polymer layer having an outermost edge that is over and aligned with a top surface of the outer metal structure of the seal ring structure.Type: ApplicationFiled: July 22, 2024Publication date: November 14, 2024Inventors: Chih-Hsiang Tseng, Yu-Feng Chen, Cheng Jen Lin, Wen-Hsiung Lu, Ming-Da Cheng, Kuo-Ching Hsu, Hong-Seng Shue, Ming-Hong Cha, Chao-Yi Wang, Mirng-Ji Lii
-
Patent number: 12125715Abstract: A chip package structure is provided. The chip package structure includes a wiring substrate including a substrate, a first pad, and a second pad. The first pad and the second pad are respectively over a first surface and a second surface of the substrate, and the first pad is narrower than the second pad. The chip package structure includes a nickel layer over the first pad. The nickel layer has a T-shape in a cross-sectional view of the nickel layer. The chip package structure includes a chip over the wiring substrate. The chip package structure includes a conductive bump between the nickel layer and the chip.Type: GrantFiled: June 26, 2023Date of Patent: October 22, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Kuo-Ching Hsu, Yu-Huan Chen, Chen-Shien Chen
-
Publication number: 20240321661Abstract: A method includes forming a reconstructed package substrate, which includes placing a plurality of substrate blocks over a carrier, encapsulating the plurality of substrate blocks in an encapsulant, planarizing the encapsulant and the plurality of substrate blocks to reveal redistribution lines in the plurality of substrate blocks, and forming a redistribution structure overlapping both of the plurality of substrate blocks and encapsulant. A package component is bonded over the reconstructed package substrate.Type: ApplicationFiled: May 30, 2024Publication date: September 26, 2024Inventors: Chen-Shien Chen, Kuo-Ching Hsu, Wei-Hung Lin, Hui-Min Huang, Ming-Da Cheng, Mirng-Ji Lii
-
Publication number: 20240312900Abstract: A chip package structure is provided. The chip package structure includes a first wiring substrate comprising a substrate, a first pad, a second pad, and an insulating layer. The first pad and the second pad are respectively over a first surface and a second surface of the substrate, the first surface is opposite to the second surface, the insulating layer is over the first surface and partially covers the first pad, and the first pad is wider than the second pad. The chip package structure includes a nickel-containing layer over the first pad. The chip package structure includes a conductive protection layer over the nickel-containing layer. The conductive protection layer has a curved surface, and a recess is surrounded by the curved surface and an inner wall of the insulating layer over the first pad.Type: ApplicationFiled: May 28, 2024Publication date: September 19, 2024Inventors: Yu-Huan CHEN, Kuo-Ching HSU, Chen-Shien CHEN
-
Publication number: 20240274522Abstract: Embodiments provide a package substrate. The package substrate includes a substrate and a semiconductor device. The substrate includes a cavity hole therein. The semiconductor device is embedded in the cavity hole. The semiconductor device includes a first device component and a second device component. The first device component has a first pad, a second pad, and a first trench capacitor. The second device component has a third pad, a fourth pad, and a second trench capacitor. A backside of the first device component is bonded to a backside of the second device component, and the first pad has an area less than an area of the third pad, and the second pad has an area less than an area of the fourth pad.Type: ApplicationFiled: April 25, 2024Publication date: August 15, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hungen Hsu, Wei-Tien Shen, Kuo-Ching Hsu
-
Publication number: 20240266266Abstract: A semiconductor structure includes: an interposer including an integrated passive device, a die-side redistribution structure, first on-interposer bump structures, and second on-interposer bump structures. First die-side redistribution wiring interconnects electrically connect electrical nodes within the integrated passive device to the first on-interposer bump structures. Second die-side redistribution wiring interconnects provide a respective electrical connection between a respective pair of second on-interposer bump structures. A first semiconductor die includes first on-die bump structures that are bonded to the first on-interposer bump structures through first solder material portions, and further includes second on-die bump structures that are bonded to the second on-interposer bump structures through second solder material portions.Type: ApplicationFiled: May 24, 2023Publication date: August 8, 2024Inventors: Kuo-Ching Hsu, Hsiang-Tai Lu, Kuan-Lung Wu, Ya Huei Lee
-
Publication number: 20240266304Abstract: A semiconductor device and a method of forming the same are provided. The semiconductor device includes a die structure including a plurality of die regions and a plurality of first seal rings. Each of the plurality of first seal rings surrounds a corresponding die region of the plurality of die regions. The semiconductor device further includes a second seal ring surrounding the plurality of first seal rings and a plurality of connectors bonded to the die structure. Each of the plurality of connectors has an elongated plan-view shape. A long axis of the elongated plan-view shape of each of the plurality of connectors is oriented toward a center of the die structure.Type: ApplicationFiled: April 17, 2024Publication date: August 8, 2024Inventors: Hao Chun Liu, Ching-Wen Hsiao, Kuo-Ching Hsu, Mirng-Ji Lii
-
Patent number: 12040266Abstract: Embodiments provide a package substrate. The package substrate includes a substrate having a cavity hole therein, and a semiconductor device in the cavity hole. The semiconductor device has first terminal side and a second terminal side opposite to the first terminal side. The package substrate further includes a first redistribution structure on the first terminal side of the cavity substrate to electrically couple to a first pad and a second pad on the first terminal side of the semiconductor device; and a second redistribution structure on the second side of the cavity substrate to electrically couple to a third pad and fourth pad on the second terminal side of the semiconductor device.Type: GrantFiled: August 30, 2021Date of Patent: July 16, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hungen Hsu, Wei-Tien Shen, Kuo-Ching Hsu
-
Patent number: 12027435Abstract: A method includes forming a reconstructed package substrate, which includes placing a plurality of substrate blocks over a carrier, encapsulating the plurality of substrate blocks in an encapsulant, planarizing the encapsulant and the plurality of substrate blocks to reveal redistribution lines in the plurality of substrate blocks, and forming a redistribution structure overlapping both of the plurality of substrate blocks and encapsulant. A package component is bonded over the reconstructed package substrate.Type: GrantFiled: August 10, 2022Date of Patent: July 2, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chen-Shien Chen, Kuo-Ching Hsu, Wei-Hung Lin, Hui-Min Huang, Ming-Da Cheng, Mirng-Ji Lii
-
Patent number: 12002746Abstract: A chip package structure is provided. The chip package structure includes a first wiring substrate including a substrate, a first pad, a second pad, and an insulating layer. The chip package structure includes a nickel-containing layer over the first pad. The chip package structure includes a conductive protection layer over the nickel-containing layer. The conductive protection layer includes tin, and a recess is surrounded by the conductive protection layer and the insulating layer over the first pad. The chip package structure includes a chip over the second surface of the substrate. The chip package structure includes a conductive bump between the second pad and the chip.Type: GrantFiled: May 16, 2022Date of Patent: June 4, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Huan Chen, Kuo-Ching Hsu, Chen-Shien Chen
-
Patent number: 11990428Abstract: A semiconductor device and a method of forming the same are provided. The semiconductor device includes a die structure including a plurality of die regions and a plurality of first seal rings. Each of the plurality of first seal rings surrounds a corresponding die region of the plurality of die regions. The semiconductor device further includes a second seal ring surrounding the plurality of first seal rings and a plurality of connectors bonded to the die structure. Each of the plurality of connectors has an elongated plan-view shape. A long axis of the elongated plan-view shape of each of the plurality of connectors is oriented toward a center of the die structure.Type: GrantFiled: July 18, 2022Date of Patent: May 21, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hao Chun Liu, Ching-Wen Hsiao, Kuo-Ching Hsu, Mirng-Ji Lii
-
Publication number: 20240120277Abstract: A chip structure is provided. The chip structure includes a substrate, a redistribution layer over the substrate, a bonding pad over the redistribution layer, a shielding pad over the redistribution layer and surrounding the bonding pad, an insulating layer over the redistribution layer and the shielding pad, and a bump over the bonding pad and the insulating layer. The insulating layer includes a first part and a second part surrounded by the first part, the first part has first thickness, the second part has a second thickness, and the first thickness and the second thickness are different.Type: ApplicationFiled: December 18, 2023Publication date: April 11, 2024Inventors: Hong-Seng SHUE, Sheng-Han TSAI, Kuo-Chin CHANG, Mirng-Ji LII, Kuo-Ching HSU